Aspects relating to interfaces of memory device to external buses