being generated by decoding an array or storage

Industry

CPC
G06F12/125

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F12/00Accessing, addressing or allocating within memory systems or architectures

Current Industry

G06F12/125being generated by decoding an array or storage

Industries

Patents Grantslast 30 patents

Information Patent Grant
Semiconductor memory device including unit page buffer blocks havin...
- Patent number 11,960,408
- Issue date Apr 16, 2024
- SK hynix Inc.
- Dong Hyuk Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and system for biological information pattern storage and re...
- Patent number 11,221,966
- Issue date Jan 11, 2022
- Arizona Board of Regents on behalf of the University of Arizona
- Frederic Zenhausern
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Combined transparent/non-transparent cache
- Patent number 10,776,022
- Issue date Sep 15, 2020
- Apple Inc.
- James Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Storing arrays of data in data processing systems
- Patent number 10,552,307
- Issue date Feb 4, 2020
- ARM Limited
- Tomas Fredrik Edsö
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Combined transparent/non-transparent cache
- Patent number 10,241,705
- Issue date Mar 26, 2019
- Apple Inc.
- James Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Managing storage of digital content
- Patent number 9,977,748
- Issue date May 22, 2018
- Lenovo (Singapore) Pte. Ltd.
- Joaquin F. Luna
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Address collision avoidance in a memory device
- Patent number 9,870,172
- Issue date Jan 16, 2018
- Avago Technologies General IP (Singapore) Pte. Ltd.
- Robert E. Ward
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
MRU batching to reduce lock contention
- Patent number 9,652,406
- Issue date May 16, 2017
- International Business Machines Corporation
- Kevin J. Ash
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Combined transparent/non-transparent cache
- Patent number 9,529,544
- Issue date Dec 27, 2016
- Apple Inc.
- James Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Balanced P-LRU tree for a “multiple of 3” number of ways cache
- Patent number 9,348,766
- Issue date May 24, 2016
- Intel Corporation
- Adi Basel
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Serial configuration of a reconfigurable instruction cell array
- Patent number 9,330,040
- Issue date May 3, 2016
- QUALCOMM Incorporated
- Hari Rao
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
System, apparatus, and method of cache management
- Patent number 9,286,238
- Issue date Mar 15, 2016
- EMC Corporation
- Itay Keller
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Combined transparent/non-transparent cache
- Patent number 9,274,953
- Issue date Mar 1, 2016
- Apple Inc.
- James Wang
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Combined transparent/non-transparent cache
- Patent number 8,977,818
- Issue date Mar 10, 2015
- Apple Inc.
- James Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Combined transparent/non-transparent cache
- Patent number 8,566,526
- Issue date Oct 22, 2013
- Apple Inc.
- James Wang
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Pseudo-LRU cache line replacement for a high-speed cache
- Patent number 8,364,900
- Issue date Jan 29, 2013
- Oracle America, Inc.
- Paul Caprioli
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Combined transparent/non-transparent cache
- Patent number 8,244,981
- Issue date Aug 14, 2012
- Apple Inc.
- James Wang
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Method for updating information used for selecting candidate in LRU...
- Patent number 8,065,496
- Issue date Nov 22, 2011
- Fujitsu Limited
- Tomoyuki Okawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache mechanism and method for avoiding cast out on bad victim sele...
- Patent number 7,987,320
- Issue date Jul 26, 2011
- International Business Machines Corporation
- Robert H. Bell, Jr.
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache device and method for determining LRU identifier by pointer v...
- Patent number 7,627,719
- Issue date Dec 1, 2009
- Deyuan Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Pseudo-LRU virtual counter for a locking cache
- Patent number 7,516,275
- Issue date Apr 7, 2009
- International Business Machines Corporation
- Jonathan James DeMent
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method for software controllable dynamically lockable cache line re...
- Patent number 7,321,954
- Issue date Jan 22, 2008
- International Business Machines Corporation
- James N. Dieffenderfer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Mechanism and apparatus allowing an N-way set associative cache, im...
- Patent number 7,284,094
- Issue date Oct 16, 2007
- International Business Machines Corporation
- David Allen Hrusecky
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Pseudo-LRU for a locking cache
- Patent number 7,055,004
- Issue date May 30, 2006
- International Business Machines Corporation
- Jonathan James DeMent
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache replacement policy to mitigate pollution in multicore processors
- Patent number 7,020,748
- Issue date Mar 28, 2006
- Sun Microsystems, Inc.
- Paul Caprioli
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Storage device and cache memory device in set associative system
- Patent number 7,007,136
- Issue date Feb 28, 2006
- Fujitsu Limited
- Megumi Yokoi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache allocation mechanism for saving multiple elected unworthy mem...
- Patent number 6,996,679
- Issue date Feb 7, 2006
- International Business Machines Corporation
- Robert Alan Cargnoni
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache memory for identifying locked and least recently used storage...
- Patent number 6,904,501
- Issue date Jun 7, 2005
- Silicon Graphics, Inc.
- David X. Zhang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and system for efficient cache memory updating with a least...
- Patent number 6,643,742
- Issue date Nov 4, 2003
- Intel Corporation
- Rohit Vidwans
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus for cache use history encoding and decoding including nex...
- Patent number 6,338,120
- Issue date Jan 8, 2002
- International Business Machines Corporation
- Brian Patrick Hanley
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
SEMICONDUCTOR MEMORY DEVICE INCLUDING UNIT PAGE BUFFER BLOCKS HAVIN...
- Publication number 20230401157
- Publication date Dec 14, 2023
- SK HYNIX INC.
- Dong Hyuk KIM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BIT LEVEL SHARDING OF SENSITIVE DATA FOR INCREASED SECURITY
- Publication number 20230333993
- Publication date Oct 19, 2023
- Dell Products L.P.
- Thomas L. Watson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HOST DEVICE PERFORMING NEAR DATA PROCESSING FUNCTION AND ACCELERATO...
- Publication number 20230195651
- Publication date Jun 22, 2023
- SK Hynix
- Hyungkyu HAM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ENCODED HOST TO DLA TRAFFIC
- Publication number 20220358351
- Publication date Nov 10, 2022
- Micron Technology, Inc.
- Poorna Kale
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Method and System for Biological Information Pattern Storage and Re...
- Publication number 20190370188
- Publication date Dec 5, 2019
- Arizona Board of Regents on behalf of The University of Arizona
- Frederic Zenhausern
- C12 - BIOCHEMISTRY BEER SPIRITS WINE VINEGAR MICROBIOLOGY ENZYMOLOGY MUTATION...
Information Patent Application
Combined Transparent/Non-Transparent Cache
- Publication number 20190171380
- Publication date Jun 6, 2019
- Apple Inc.
- James Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Storing Arrays of Data in Data Processing Systems
- Publication number 20170357570
- Publication date Dec 14, 2017
- ARM Limited
- Tomas Fredrik Edsö
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MANAGING STORAGE OF DIGITAL CONTENT
- Publication number 20160371293
- Publication date Dec 22, 2016
- LENOVO (SINGAPORE) PTE, LTD.
- Joaquin F. Luna
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MRU BATCHING TO REDUCE LOCK CONTENTION
- Publication number 20160321189
- Publication date Nov 3, 2016
- International Business Machines Corporation
- Kevin J. ASH
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM AND METHOD FOR SUPPORTING A LOW CONTENTION QUEUE IN A DISTRI...
- Publication number 20160077739
- Publication date Mar 17, 2016
- ORACLE INTERNATIONAL CORPORATION
- Mark Falco
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BALANCED P-LRU TREE FOR A "MULTIPLE OF 3" NUMBER OF WAYS CACHE
- Publication number 20140215161
- Publication date Jul 31, 2014
- Adi Basel
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Combined Transparent/Non-Transparent Cache
- Publication number 20140025900
- Publication date Jan 23, 2014
- Apple Inc.
- James Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Combined Transparent/Non-Transparent Cache
- Publication number 20120278557
- Publication date Nov 1, 2012
- James Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Combined Transparent/Non-Transparent Cache
- Publication number 20110010504
- Publication date Jan 13, 2011
- James Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PSEUDO-LRU CACHE LINE REPLACEMENT FOR A HIGH-SPEED CACHE
- Publication number 20090204761
- Publication date Aug 13, 2009
- SUN MICROSYSTEMS, INC.
- Paul Caprioli
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE MECHANISM AND METHOD FOR AVOIDING CAST OUT ON BAD VICTIM SELE...
- Publication number 20090150617
- Publication date Jun 11, 2009
- ROBERT H. BELL, JR.
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LRU control apparatus, LRU control method, and computer program pro...
- Publication number 20080320256
- Publication date Dec 25, 2008
- FUJITSU LIMITED
- Tomoyuki Okawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PSEUDO-LRU VIRTUAL COUNTER FOR A LOCKING CACHE
- Publication number 20070250667
- Publication date Oct 25, 2007
- JONATHAN JAMES DEMENT
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Cashe Device and Method for the Same
- Publication number 20070233958
- Publication date Oct 4, 2007
- Deyuan Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Mechanism and apparatus allowing an N-way set associative cache, im...
- Publication number 20060179227
- Publication date Aug 10, 2006
- International Business Machines Corporation
- David Allen Hrusecky
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Method for software controllable dynamically lockable cache line re...
- Publication number 20060036811
- Publication date Feb 16, 2006
- International Business Machines Corporation
- James N. Dieffenderfer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Pseudo-LRU for a locking cache
- Publication number 20050055506
- Publication date Mar 10, 2005
- International Business Machines Corporation
- Jonathan James DeMent
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Cache allocation mechanism for saving multiple elected unworthy mem...
- Publication number 20040215889
- Publication date Oct 28, 2004
- International Business Machines Corporation
- Robert Alan Cargnoni
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Cache replacement policy to mitigate pollution in multicore processors
- Publication number 20040143708
- Publication date Jul 22, 2004
- Paul Caprioli
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Storage device and cache memory device in set associative system
- Publication number 20040003176
- Publication date Jan 1, 2004
- FUJITSU LIMITED
- Megumi Yokoi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Associative cache memory with replacement way information integrate...
- Publication number 20030159003
- Publication date Aug 21, 2003
- IP-First, LLC
- Darius D. Gaskins
- G06 - COMPUTING CALCULATING COUNTING

being generated by decoding an array or storage

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Semiconductor memory device including unit page buffer blocks havin...

Method and system for biological information pattern storage and re...

Combined transparent/non-transparent cache

Storing arrays of data in data processing systems

Combined transparent/non-transparent cache

Managing storage of digital content

Address collision avoidance in a memory device

MRU batching to reduce lock contention

Combined transparent/non-transparent cache

Balanced P-LRU tree for a “multiple of 3” number of ways cache

Serial configuration of a reconfigurable instruction cell array

System, apparatus, and method of cache management

Combined transparent/non-transparent cache

Combined transparent/non-transparent cache

Combined transparent/non-transparent cache

Pseudo-LRU cache line replacement for a high-speed cache

Combined transparent/non-transparent cache

Method for updating information used for selecting candidate in LRU...

Cache mechanism and method for avoiding cast out on bad victim sele...

Cache device and method for determining LRU identifier by pointer v...

Pseudo-LRU virtual counter for a locking cache

Method for software controllable dynamically lockable cache line re...

Mechanism and apparatus allowing an N-way set associative cache, im...

Pseudo-LRU for a locking cache

Cache replacement policy to mitigate pollution in multicore processors

Storage device and cache memory device in set associative system

Cache allocation mechanism for saving multiple elected unworthy mem...

Cache memory for identifying locked and least recently used storage...

Method and system for efficient cache memory updating with a least...

Apparatus for cache use history encoding and decoding including nex...

Patents Applicationslast 30 patents

SEMICONDUCTOR MEMORY DEVICE INCLUDING UNIT PAGE BUFFER BLOCKS HAVIN...

BIT LEVEL SHARDING OF SENSITIVE DATA FOR INCREASED SECURITY

HOST DEVICE PERFORMING NEAR DATA PROCESSING FUNCTION AND ACCELERATO...

ENCODED HOST TO DLA TRAFFIC

Method and System for Biological Information Pattern Storage and Re...

Combined Transparent/Non-Transparent Cache

Storing Arrays of Data in Data Processing Systems

MANAGING STORAGE OF DIGITAL CONTENT

MRU BATCHING TO REDUCE LOCK CONTENTION

SYSTEM AND METHOD FOR SUPPORTING A LOW CONTENTION QUEUE IN A DISTRI...

BALANCED P-LRU TREE FOR A "MULTIPLE OF 3" NUMBER OF WAYS CACHE

Combined Transparent/Non-Transparent Cache

Combined Transparent/Non-Transparent Cache

Combined Transparent/Non-Transparent Cache

PSEUDO-LRU CACHE LINE REPLACEMENT FOR A HIGH-SPEED CACHE

CACHE MECHANISM AND METHOD FOR AVOIDING CAST OUT ON BAD VICTIM SELE...

LRU control apparatus, LRU control method, and computer program pro...

PSEUDO-LRU VIRTUAL COUNTER FOR A LOCKING CACHE

Cashe Device and Method for the Same

Mechanism and apparatus allowing an N-way set associative cache, im...

Method for software controllable dynamically lockable cache line re...

Pseudo-LRU for a locking cache

Cache allocation mechanism for saving multiple elected unworthy mem...

Cache replacement policy to mitigate pollution in multicore processors

Storage device and cache memory device in set associative system

Associative cache memory with replacement way information integrate...