bias arrangements for gate electrode of field effect transistors