by using digital means for generating the oscillator control signal

Industry

CPC
H03L7/146

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

HELECTRICITY H03Electronic circuits H03LAUTOMATIC CONTROL, STARTING, SYNCHRONISATION, OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES H03L7/00Automatic control of frequency or phase Synchronisation

Current Industry

H03L7/146by using digital means for generating the oscillator control signal

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Distortion reduction circuit
- Patent number 11,695,424
- Issue date Jul 4, 2023
- International Business Machines Corporation
- Jarrett Betke
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Phase correcting device, distance measuring device, phase fluctuati...
- Patent number 11,664,807
- Issue date May 30, 2023
- Kabushiki Kaisha Toshiba
- Masaki Nishikawa
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Generation of fast frequency ramps
- Patent number RE49519
- Issue date May 2, 2023
- Infineon Technologies AG
- Rainer Stuhlberger
Information Patent Grant
Phase correcting device, distance measuring device, phase fluctuati...
- Patent number 11,569,825
- Issue date Jan 31, 2023
- Kabushiki Kaisha Toshiba
- Masaki Nishikawa
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Phase correcting device, distance measuring device, phase fluctuati...
- Patent number 11,277,139
- Issue date Mar 15, 2022
- Kabushiki Kaisha Toshiba
- Masaki Nishikawa
- G01 - MEASURING TESTING
Information Patent Grant
Phase correcting device, distance measuring device, phase fluctuati...
- Patent number 11,277,142
- Issue date Mar 15, 2022
- Kabushiki Kaisha Toshiba
- Masaki Nishikawa
- G01 - MEASURING TESTING
Information Patent Grant
Techniques for reliable clock speed change and associated circuits...
- Patent number 11,171,659
- Issue date Nov 9, 2021
- Micron Technology, Inc.
- Pu Yang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Feedback control for accurate signal generation
- Patent number 11,152,947
- Issue date Oct 19, 2021
- RENESAS ELECTRONICS AMERICA INC.
- Min Chu
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Method of limiting frequency overshoot in a timing recovery loop
- Patent number 10,735,007
- Issue date Aug 4, 2020
- Harris Global Communications, Inc.
- Brian R. Carlson
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Circuit device, oscillator, clock signal generator, electronic appa...
- Patent number 10,637,484
- Issue date Apr 28, 2020
- Seiko Epson Corporation
- Yasuhiro Sudo
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Generation of fast frequency ramps
- Patent number 10,320,402
- Issue date Jun 11, 2019
- Infineon Technologies AG
- Rainer Stuhlberger
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Timing recovery for digital receiver with interleaved analog-to-dig...
- Patent number 9,780,796
- Issue date Oct 3, 2017
- eTopus Technology Inc.
- Yu Kou
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Apparatus and methods for phase-locked loops with soft transition f...
- Patent number 9,692,427
- Issue date Jun 27, 2017
- HITTITE MICROWAVE LLC
- Gordon John Allan
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Clock conditioner circuitry with improved holdover exit transient p...
- Patent number 9,680,484
- Issue date Jun 13, 2017
- Texas Instruments Incorporated
- Benyong Zhang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Fast frequency throttling and re-locking technique for phase-locked...
- Patent number 9,602,113
- Issue date Mar 21, 2017
- QUALCOMM Incorporated
- Ian Andrew Galton
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Local oscillator
- Patent number 9,425,809
- Issue date Aug 23, 2016
- Kabushiki Kaisha Toshiba
- Hiroyuki Kobayashi
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Dual-input oscillator for redundant phase-locked loop (PLL) operation
- Patent number 9,258,001
- Issue date Feb 9, 2016
- Cirrus Logic, Inc.
- Tejasvi Das
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Synchronization device and synchronization method
- Patent number 9,084,192
- Issue date Jul 14, 2015
- NEC Corporation
- Toshihide Kuwabara
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
ADPLL
- Patent number 9,083,361
- Issue date Jul 14, 2015
- Fujitsu Limited
- Atsushi Matsuda
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Digitally controlled oscillator and digital PLL including the same
- Patent number 9,019,017
- Issue date Apr 28, 2015
- Fujitsu Limited
- Win Chaivipas
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
System and method for built in self test for timing module holdover
- Patent number 8,884,706
- Issue date Nov 11, 2014
- BlackBerry Limited
- Charles Nicholls
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
System and method for built in self test for timing module holdover
- Patent number 8,847,690
- Issue date Sep 30, 2014
- BlackBerry Limited
- Charles Nicholls
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Serializer-deserializer clock and data recovery gain adjustment
- Patent number 8,803,573
- Issue date Aug 12, 2014
- LSI Corporation
- Vladimir Sindalovsky
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Reference frequency generating device
- Patent number 8,736,394
- Issue date May 27, 2014
- Furuno Electric Co., Ltd.
- Shinya Kowada
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Digital hold in a phase-locked loop
- Patent number 8,532,243
- Issue date Sep 10, 2013
- Silicon Laboratories Inc.
- Srisai R. Seethamraju
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Method and apparatus for precise open loop tuning of reference freq...
- Patent number 8,477,878
- Issue date Jul 2, 2013
- Research In Motion Limited
- Wen-Yen Chan
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Apparatus and method to hold PLL output frequency when input clock...
- Patent number 8,446,193
- Issue date May 21, 2013
- National Semiconductor Corporation
- Ben-yong Zhang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Digital phase-locked loop clock system
- Patent number 8,432,231
- Issue date Apr 30, 2013
- Analog Devices, Inc.
- Reuben Pascal Nelson
- B60 - VEHICLES IN GENERAL
Information Patent Grant
Controlling a frequency locked loop
- Patent number 8,378,724
- Issue date Feb 19, 2013
- Silicon Laboratories Inc.
- Thomas S. David
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Method and apparatus for precise open loop tuning of reference freq...
- Patent number 8,295,403
- Issue date Oct 23, 2012
- Research In Motion Limited
- Wen-Yen M. Chan
- H04 - ELECTRIC COMMUNICATION TECHNIQUE

Patents Applicationslast 30 patents

Information Patent Application
SYSTEM AND METHOD FOR REMOTE DIGITAL TIME TRANSFER
- Publication number 20240195426
- Publication date Jun 13, 2024
- Brent CARLSON
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
DISTORTION REDUCTION CIRCUIT
- Publication number 20230163774
- Publication date May 25, 2023
- International Business Machines Corporation
- Jarrett BETKE
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
PHASE CORRECTING DEVICE, DISTANCE MEASURING DEVICE, PHASE FLUCTUATI...
- Publication number 20220263513
- Publication date Aug 18, 2022
- Kabushiki Kaisha Toshiba
- Masaki Nishikawa
- G01 - MEASURING TESTING
Information Patent Application
PHASE CORRECTING DEVICE, DISTANCE MEASURING DEVICE, PHASE FLUCTUATI...
- Publication number 20220166437
- Publication date May 26, 2022
- Kabushiki Kaisha Toshiba
- Masaki Nishikawa
- G01 - MEASURING TESTING
Information Patent Application
PHASE CORRECTING DEVICE, DISTANCE MEASURING DEVICE, PHASE FLUCTUATI...
- Publication number 20210297083
- Publication date Sep 23, 2021
- Kabushiki Kaisha Toshiba
- Masaki Nishikawa
- G01 - MEASURING TESTING
Information Patent Application
PHASE CORRECTING DEVICE, DISTANCE MEASURING DEVICE, PHASE FLUCTUATI...
- Publication number 20210281267
- Publication date Sep 9, 2021
- Kabushiki Kaisha Toshiba
- Masaki Nishikawa
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
FEEDBACK CONTROL FOR ACCURATE SIGNAL GENERATION
- Publication number 20200266823
- Publication date Aug 20, 2020
- Renesas Electronics America Inc.
- Min CHU
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
CIRCUIT DEVICE, OSCILLATOR, CLOCK SIGNAL GENERATOR, ELECTRONIC APPA...
- Publication number 20200021300
- Publication date Jan 16, 2020
- SEIKO EPSON CORPORATION
- Yasuhiro SUDO
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
GENERATION OF FAST FREQUENCY RAMPS
- Publication number 20180175868
- Publication date Jun 21, 2018
- INFINEON TECHNOLOGIES AG
- Rainer STUHLBERGER
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SYSTEMS AND METHODS FOR CORRECTING DETERMINISTIC JITTER IN AN ALL-D...
- Publication number 20180175867
- Publication date Jun 21, 2018
- QUALCOMM Incorporated
- Emanuele Lopelli
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
TIMING RECOVERY FOR DIGITAL RECEIVER WITH INTERLEAVED ANALOG-TO-DIG...
- Publication number 20170012630
- Publication date Jan 12, 2017
- eTopus Technology Inc.
- Yu Kou
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
ADPLL
- Publication number 20140232473
- Publication date Aug 21, 2014
- Fujitsu Limited
- Atsushi MATSUDA
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
CASCADED PLL FOR REDUCING LOW-FREQUENCY DRIFT IN HOLDOVER MODE
- Publication number 20140225653
- Publication date Aug 14, 2014
- Silicon Laboratories Inc.
- Susumu Hara
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SERIALIZER-DESERIALIZER CLOCK AND DATA RECOVERY GAIN ADJUSTMENT
- Publication number 20140097878
- Publication date Apr 10, 2014
- Vladimir Sindalovsky
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SYNCHRONIZATION DEVICE AND SYNCHRONIZATION METHOD
- Publication number 20140016543
- Publication date Jan 16, 2014
- NEC Corporation
- Toshihide Kuwabara
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
DIGITALLY CONTROLLED OSCILLATOR AND DIGITAL PLL INCLUDING THE SAME
- Publication number 20130147561
- Publication date Jun 13, 2013
- FUJITSU SEMICONDUCTOR LIMITED
- Win CHAIVIPAS
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SYSTEM AND METHOD FOR BUILT IN SELF TEST FOR TIMING MODULE HOLDOVER
- Publication number 20130046497
- Publication date Feb 21, 2013
- Charles Nicholls
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
METHOD AND APPARATUS FOR PRECISE OPEN LOOP TUNING OF REFERENCE FREQ...
- Publication number 20130016800
- Publication date Jan 17, 2013
- Research in Motion Limited
- Wen-Yen Chan
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
REFERENCE FREQUENCY GENERATING DEVICE
- Publication number 20120286880
- Publication date Nov 15, 2012
- Shinya Kowada
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
APPARATUS AND METHOD TO HOLD PLL OUTPUT FREQUENCY WHEN INPUT CLOCK...
- Publication number 20120280735
- Publication date Nov 8, 2012
- National Semiconductor Corporation
- Ben-yong Zhang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
CONTROLLING A FREQUENCY LOCKED LOOP
- Publication number 20120161835
- Publication date Jun 28, 2012
- Thomas S. David
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
DIGITAL PHASE-LOCKED LOOP CLOCK SYSTEM
- Publication number 20120013406
- Publication date Jan 19, 2012
- Analog Devices, Inc.
- Dan ZHU
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SYSTEM AND METHOD FOR BUILT IN SELF TEST FOR TIMING MODULE HOLDOVER
- Publication number 20110169577
- Publication date Jul 14, 2011
- Nortel Networks Limited
- CHARLES NICHOLLS
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
Digital Phase-Locked Loop Clock System
- Publication number 20110032013
- Publication date Feb 10, 2011
- Analog Devices, Inc.
- Reuben Pascal NELSON
- B60 - VEHICLES IN GENERAL
Information Patent Application
SYSTEM AND METHOD FOR BUILT IN SELF TEST FOR TIMING MODULE HOLDOVER
- Publication number 20110001567
- Publication date Jan 6, 2011
- Nortel Networks Limited
- CHARLES NICHOLLS
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
Oscillation frequency control circuit
- Publication number 20100264961
- Publication date Oct 21, 2010
- Naoki Onishi
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
PLL Apparatus
- Publication number 20090146742
- Publication date Jun 11, 2009
- Naoki Onishi
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
METHOD AND APPARATUS FOR PRECISE OPEN LOOP TUNING OF REFERENCE FREQ...
- Publication number 20090135956
- Publication date May 28, 2009
- Research in Motion Limited
- Wen-Yen Chan
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
Oscillation frequency control circuit
- Publication number 20090134946
- Publication date May 28, 2009
- Naoki Onishi
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
CONSTANT CALIBRATION
- Publication number 20090058535
- Publication date Mar 5, 2009
- Apple Inc.
- Thomas James WILSON
- G06 - COMPUTING CALCULATING COUNTING

by using digital means for generating the oscillator control signal

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Distortion reduction circuit

Phase correcting device, distance measuring device, phase fluctuati...

Generation of fast frequency ramps

Phase correcting device, distance measuring device, phase fluctuati...

Phase correcting device, distance measuring device, phase fluctuati...

Phase correcting device, distance measuring device, phase fluctuati...

Techniques for reliable clock speed change and associated circuits...

Feedback control for accurate signal generation

Method of limiting frequency overshoot in a timing recovery loop

Circuit device, oscillator, clock signal generator, electronic appa...

Generation of fast frequency ramps

Timing recovery for digital receiver with interleaved analog-to-dig...

Apparatus and methods for phase-locked loops with soft transition f...

Clock conditioner circuitry with improved holdover exit transient p...

Fast frequency throttling and re-locking technique for phase-locked...

Local oscillator

Dual-input oscillator for redundant phase-locked loop (PLL) operation

Synchronization device and synchronization method

ADPLL

Digitally controlled oscillator and digital PLL including the same

System and method for built in self test for timing module holdover

System and method for built in self test for timing module holdover

Serializer-deserializer clock and data recovery gain adjustment

Reference frequency generating device

Digital hold in a phase-locked loop

Method and apparatus for precise open loop tuning of reference freq...

Apparatus and method to hold PLL output frequency when input clock...

Digital phase-locked loop clock system

Controlling a frequency locked loop

Method and apparatus for precise open loop tuning of reference freq...

Patents Applicationslast 30 patents

SYSTEM AND METHOD FOR REMOTE DIGITAL TIME TRANSFER

DISTORTION REDUCTION CIRCUIT

PHASE CORRECTING DEVICE, DISTANCE MEASURING DEVICE, PHASE FLUCTUATI...

PHASE CORRECTING DEVICE, DISTANCE MEASURING DEVICE, PHASE FLUCTUATI...

PHASE CORRECTING DEVICE, DISTANCE MEASURING DEVICE, PHASE FLUCTUATI...

PHASE CORRECTING DEVICE, DISTANCE MEASURING DEVICE, PHASE FLUCTUATI...

FEEDBACK CONTROL FOR ACCURATE SIGNAL GENERATION

CIRCUIT DEVICE, OSCILLATOR, CLOCK SIGNAL GENERATOR, ELECTRONIC APPA...

GENERATION OF FAST FREQUENCY RAMPS

SYSTEMS AND METHODS FOR CORRECTING DETERMINISTIC JITTER IN AN ALL-D...

TIMING RECOVERY FOR DIGITAL RECEIVER WITH INTERLEAVED ANALOG-TO-DIG...

ADPLL

CASCADED PLL FOR REDUCING LOW-FREQUENCY DRIFT IN HOLDOVER MODE

SERIALIZER-DESERIALIZER CLOCK AND DATA RECOVERY GAIN ADJUSTMENT

SYNCHRONIZATION DEVICE AND SYNCHRONIZATION METHOD

DIGITALLY CONTROLLED OSCILLATOR AND DIGITAL PLL INCLUDING THE SAME

SYSTEM AND METHOD FOR BUILT IN SELF TEST FOR TIMING MODULE HOLDOVER

METHOD AND APPARATUS FOR PRECISE OPEN LOOP TUNING OF REFERENCE FREQ...

REFERENCE FREQUENCY GENERATING DEVICE

APPARATUS AND METHOD TO HOLD PLL OUTPUT FREQUENCY WHEN INPUT CLOCK...

CONTROLLING A FREQUENCY LOCKED LOOP

DIGITAL PHASE-LOCKED LOOP CLOCK SYSTEM

SYSTEM AND METHOD FOR BUILT IN SELF TEST FOR TIMING MODULE HOLDOVER

Digital Phase-Locked Loop Clock System

SYSTEM AND METHOD FOR BUILT IN SELF TEST FOR TIMING MODULE HOLDOVER

Oscillation frequency control circuit

PLL Apparatus

METHOD AND APPARATUS FOR PRECISE OPEN LOOP TUNING OF REFERENCE FREQ...

Oscillation frequency control circuit

CONSTANT CALIBRATION