Circuits or methods to prevent or reduce disturbance of the state of a memory cell when neighbouring cells are read or written