comprising cells having several storage transistors connected in series

Industry

CPC
G11C16/0483

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C16/00Erasable programmable read-only memories

Current Industry

G11C16/0483comprising cells having several storage transistors connected in series

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Bank design with differential bulk bias in eFuse array
- Patent number 12,217,798
- Issue date Feb 4, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Meng-Sheng Chang
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory device, storage device including the same, and...
- Patent number 12,217,802
- Issue date Feb 4, 2025
- Samsung Electronics Co., Ltd.
- Jooyong Park
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory device and programming method thereof
- Patent number 12,217,807
- Issue date Feb 4, 2025
- Samsung Electronics Co., Ltd.
- Yonghyuk Choi
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory device and method of manufacturing the non-vola...
- Patent number 12,219,764
- Issue date Feb 4, 2025
- SK hynix Inc.
- In Su Park
- G11 - INFORMATION STORAGE
Information Patent Grant
Nonvolatile memory device including combined sensing node and cache...
- Patent number 12,217,804
- Issue date Feb 4, 2025
- Samsung Electronics Co., Ltd.
- Yongsung Cho
- G11 - INFORMATION STORAGE
Information Patent Grant
Techniques for threshold voltage scans
- Patent number 12,217,806
- Issue date Feb 4, 2025
- Micron Technology, Inc.
- Aniello Palomba
- G11 - INFORMATION STORAGE
Information Patent Grant
Adaptive frequency control for high-speed memory devices
- Patent number 12,216,529
- Issue date Feb 4, 2025
- Micron Technology, Inc.
- Jian Huang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method of improving programming operations in 3D NAND systems
- Patent number 12,216,907
- Issue date Feb 4, 2025
- Yangtze Memory Technologies Co., Ltd.
- Zhe Luo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multi-gate string drivers having shared pillar structure
- Patent number 12,219,772
- Issue date Feb 4, 2025
- Akira Goda
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor storage device
- Patent number 12,211,558
- Issue date Jan 28, 2025
- Kioxia Corporation
- Yasuhiro Uchimura
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system with verify operations of odd and even word lines
- Patent number 12,211,567
- Issue date Jan 28, 2025
- Kioxia Corporation
- Kazutaka Ikegami
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,211,557
- Issue date Jan 28, 2025
- Kioxia Corporation
- Kyosuke Sano
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device having memory chip bonded to a CMOS chi...
- Patent number 12,211,544
- Issue date Jan 28, 2025
- Kioxia Corporation
- Hiroshi Maejima
- G11 - INFORMATION STORAGE
Information Patent Grant
Concurrent slow-fast memory cell programming
- Patent number 12,211,552
- Issue date Jan 28, 2025
- Micron Technology, Inc.
- Lawrence Celso Miranda
- G11 - INFORMATION STORAGE
Information Patent Grant
Page buffer circuit and memory device including the same
- Patent number 12,211,559
- Issue date Jan 28, 2025
- Samsung Electronics Co., Ltd.
- Yongsung Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor storage device acquiring voltage from dummy pillars
- Patent number 12,211,561
- Issue date Jan 28, 2025
- Kioxia Corporation
- Takeshi Hioka
- G11 - INFORMATION STORAGE
Information Patent Grant
Data erasure verification for three-dimensional non-volatile memory
- Patent number 12,211,562
- Issue date Jan 28, 2025
- Yangtze Memory Technologies Co., Ltd.
- Changhyun Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor storage device with improved cutoff characteristics
- Patent number 12,211,913
- Issue date Jan 28, 2025
- Kioxia Corporation
- Yoshiro Shimojo
- G11 - INFORMATION STORAGE
Information Patent Grant
Storage device for transmitting data having an embedded command in...
- Patent number 12,210,773
- Issue date Jan 28, 2025
- Samsung Electronics Co., Ltd.
- Youngmin Jo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device and method for manufacturing same
- Patent number 12,207,470
- Issue date Jan 21, 2025
- Kioxia Corporation
- Shinya Arai
- G11 - INFORMATION STORAGE
Information Patent Grant
Variable NAND mode with single PLL source
- Patent number 12,204,790
- Issue date Jan 21, 2025
- Micron Technology, Inc.
- Kang Seok Seo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Three-dimensional memory structure fabrication using channel replac...
- Patent number 12,205,645
- Issue date Jan 21, 2025
- SUNRISE MEMORY CORPORATION
- Shohei Kamisaka
- G11 - INFORMATION STORAGE
Information Patent Grant
Programming techniques to reduce programming stress in a memory device
- Patent number 12,205,647
- Issue date Jan 21, 2025
- SanDisk Technologies LLC
- Xiaoyu Che
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory devices and data erasing methods
- Patent number 12,205,649
- Issue date Jan 21, 2025
- Yangtze Memory Technologies Co., Ltd.
- Tao Yang
- G11 - INFORMATION STORAGE
Information Patent Grant
Managing error compensation using charge coupling and lateral migra...
- Patent number 12,197,742
- Issue date Jan 14, 2025
- Micron Technology, Inc.
- Mustafa N. Kaynak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device and erasing method
- Patent number 12,198,768
- Issue date Jan 14, 2025
- Winbond Electronics Corp.
- Masaru Yano
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and operating method for performing a partial program...
- Patent number 12,198,763
- Issue date Jan 14, 2025
- SK hynix Inc.
- Sung Hyun Hwang
- G11 - INFORMATION STORAGE
Information Patent Grant
Information processing apparatus
- Patent number 12,197,261
- Issue date Jan 14, 2025
- Kioxia Corporation
- Akihisa Fujimoto
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor memory device and production method thereof
- Patent number 12,200,931
- Issue date Jan 14, 2025
- Kioxia Corporation
- Tadashi Iguchi
- G11 - INFORMATION STORAGE
Information Patent Grant
Nonvolatile semiconductor memory device that includes a plurality o...
- Patent number 12,198,755
- Issue date Jan 14, 2025
- Kioxia Corporation
- Masanobu Shirakawa
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
OPERATING METHOD FOR A MEMORY, A MEMORY AND A MEMORY SYSTEM
- Publication number 20250046383
- Publication date Feb 6, 2025
- Yangtze Memory Technologies Co., Ltd.
- Boxuan CHENG
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE WITH FIRST AND SECOND SENSE AMPLIFIERS
- Publication number 20250046382
- Publication date Feb 6, 2025
- KIOXIA Corporation
- Kosuke YANAGIDAIRA
- G11 - INFORMATION STORAGE
Information Patent Application
LOW RESISTANCE ENHANCED ASPECT RATIO CONNECTOR FOR SEMICONDUCTOR DE...
- Publication number 20250046711
- Publication date Feb 6, 2025
- Micron Technology, Inc.
- Shyam Surthi
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY DEVICE AND METHOD
- Publication number 20250044990
- Publication date Feb 6, 2025
- KIOXIA Corporation
- Marie SIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY CONFIGURED TO PERFORM A CHANNEL PRECHARGE OPERATION AND METH...
- Publication number 20250046385
- Publication date Feb 6, 2025
- SK HYNIX INC.
- Hee Youl LEE
- G11 - INFORMATION STORAGE
Information Patent Application
SERIAL INTERFACE FOR AN ACTIVE INPUT/OUTPUT EXPANDER OF A MEMORY SU...
- Publication number 20250045217
- Publication date Feb 6, 2025
- Suresh Rajgopal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20250046379
- Publication date Feb 6, 2025
- KIOXIA Corporation
- Yuki SAKAGUCHI
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICES USING A DYNAMIC LATCH TO PROVIDE MULTIPLE BIAS VOLTAGES
- Publication number 20250046381
- Publication date Feb 6, 2025
- Micron Technology, Inc.
- Koichi Kawai
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SEMICONDUCTOR...
- Publication number 20250048629
- Publication date Feb 6, 2025
- SK HYNIX INC.
- Won Jae CHOI
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE WHICH GENERATES OPERATION VOLTAGES IN PARALLEL WITH R...
- Publication number 20250046384
- Publication date Feb 6, 2025
- KIOXIA Corporation
- Akio SUGAHARA
- G11 - INFORMATION STORAGE
Information Patent Application
Memory Arrays Comprising Strings Of Memory Cells And Methods Used I...
- Publication number 20250037768
- Publication date Jan 30, 2025
- Micron Technology, Inc.
- Jordan D. Greenlee
- G11 - INFORMATION STORAGE
Information Patent Application
MANAGED NAND DATA COMPRESSION
- Publication number 20250036318
- Publication date Jan 30, 2025
- Lodestar Licensing Group, LLC
- Sebastien Andre Jean
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MEMORY
- Publication number 20250040136
- Publication date Jan 30, 2025
- SK HYNIX INC.
- In Ku KANG
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY, OPERATION METHODS THEREOF AND MEMORY SYSTEMS
- Publication number 20250037769
- Publication date Jan 30, 2025
- Yangtze Memory Technologies Co., Ltd.
- JiaLiang Deng
- G11 - INFORMATION STORAGE
Information Patent Application
READ VOLTAGE OVERDRIVE IN READ RECOVERY
- Publication number 20250037773
- Publication date Jan 30, 2025
- Micron Technology, Inc.
- Ching-Huang Lu
- G11 - INFORMATION STORAGE
Information Patent Application
3D NAND MEMORY WITH FAST CORRECTIVE READ
- Publication number 20250037774
- Publication date Jan 30, 2025
- Micron Technology, Inc.
- Yu-Chung Lien
- G11 - INFORMATION STORAGE
Information Patent Application
ASYMMETRIC VERTICAL THIN FILM TRANSISTOR SELECTOR
- Publication number 20250040182
- Publication date Jan 30, 2025
- Micron Technology, Inc.
- Paolo Fantini
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY DEVICE INCLUDING A GERMANIUM-CONTAINING SOURCE STRUCTURE AND...
- Publication number 20250040139
- Publication date Jan 30, 2025
- SANDISK TECHNOLOGIES LLC
- Fei ZHOU
- G11 - INFORMATION STORAGE
Information Patent Application
ADAPTIVE ERASE PULSE TO IMPROVE MEMORY CELL ENDURANCE AND ERASE TIM...
- Publication number 20250037772
- Publication date Jan 30, 2025
- Western Digital Technologies, Inc.
- Ming Wang
- G11 - INFORMATION STORAGE
Information Patent Application
3D MEMORY DEVICE INCLUDING SHARED SELECT GATE CONNECTIONS BETWEEN M...
- Publication number 20250037767
- Publication date Jan 30, 2025
- Lodestar Licensing Group, LLC
- Aaron Yip
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM HAVING SEMICONDUCTOR MEMORY DEVICE THAT PERFORMS VERI...
- Publication number 20250037771
- Publication date Jan 30, 2025
- KIOXIA Corporation
- Masanobu SHIRAKAWA
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20250037775
- Publication date Jan 30, 2025
- KIOXIA Corporation
- Takeshi HIOKA
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20250040140
- Publication date Jan 30, 2025
- Samsung Electronics Co., Ltd.
- Ju Seong MIN
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
STACK-TYPE MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
- Publication number 20250029658
- Publication date Jan 23, 2025
- SK HYNIX INC.
- Byung Ho LEE
- G11 - INFORMATION STORAGE
Information Patent Application
CORRECTIVE READ ON PARTIALLY PROGRAMMED BLOCKS
- Publication number 20250029663
- Publication date Jan 23, 2025
- Micron Technology, Inc.
- Yu-Chung Lien
- G11 - INFORMATION STORAGE
Information Patent Application
THREE-DIMENSIONAL NOR MEMORY DEVICE FOR MULTIPLY-ACCUMULATE OPERATIONS
- Publication number 20250029659
- Publication date Jan 23, 2025
- Micron Technology, Inc.
- Kamal Karda
- G11 - INFORMATION STORAGE
Information Patent Application
ADAPTIVE PROGRAMMING DELAY SCHEME IN A MEMORY SUB-SYSTEM
- Publication number 20250029665
- Publication date Jan 23, 2025
- Micron Technology, Inc.
- Yu-Chung Lien
- G11 - INFORMATION STORAGE
Information Patent Application
PROGRAMMING METHOD OF A MEMORY, MEMORY AND MEMORY SYSTEM
- Publication number 20250029660
- Publication date Jan 23, 2025
- Yangtze Memory Technologies Co., Ltd.
- Jianquan JIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FLASH MEMORY ARRAY, AND WRITING METHOD AND ERASING METHOD THEREFOR
- Publication number 20250029661
- Publication date Jan 23, 2025
- Beijing PXMicro Technology Co. Ltd.
- Jiayong JIANG
- G11 - INFORMATION STORAGE
Information Patent Application
POWER LOSS PROTECTION AND RESET SIGNAL GENERATION IN MEMORY SYSTEMS
- Publication number 20250029662
- Publication date Jan 23, 2025
- Yangtze Memory Technologies Co., Ltd.
- Qinghuang WENG
- G11 - INFORMATION STORAGE

comprising cells having several storage transistors connected in series

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Bank design with differential bulk bias in eFuse array

Non-volatile memory device, storage device including the same, and...

Non-volatile memory device and programming method thereof

Non-volatile memory device and method of manufacturing the non-vola...

Nonvolatile memory device including combined sensing node and cache...

Techniques for threshold voltage scans

Adaptive frequency control for high-speed memory devices

Method of improving programming operations in 3D NAND systems

Multi-gate string drivers having shared pillar structure

Semiconductor storage device

Memory system with verify operations of odd and even word lines

Semiconductor memory device

Semiconductor memory device having memory chip bonded to a CMOS chi...

Concurrent slow-fast memory cell programming

Page buffer circuit and memory device including the same

Semiconductor storage device acquiring voltage from dummy pillars

Data erasure verification for three-dimensional non-volatile memory

Semiconductor storage device with improved cutoff characteristics

Storage device for transmitting data having an embedded command in...

Semiconductor device and method for manufacturing same

Variable NAND mode with single PLL source

Three-dimensional memory structure fabrication using channel replac...

Programming techniques to reduce programming stress in a memory device

Non-volatile memory devices and data erasing methods

Managing error compensation using charge coupling and lateral migra...

Semiconductor device and erasing method

Memory device and operating method for performing a partial program...

Information processing apparatus

Semiconductor memory device and production method thereof

Nonvolatile semiconductor memory device that includes a plurality o...

Patents Applicationslast 30 patents

OPERATING METHOD FOR A MEMORY, A MEMORY AND A MEMORY SYSTEM

SEMICONDUCTOR MEMORY DEVICE WITH FIRST AND SECOND SENSE AMPLIFIERS

LOW RESISTANCE ENHANCED ASPECT RATIO CONNECTOR FOR SEMICONDUCTOR DE...

MEMORY DEVICE AND METHOD

MEMORY CONFIGURED TO PERFORM A CHANNEL PRECHARGE OPERATION AND METH...

SERIAL INTERFACE FOR AN ACTIVE INPUT/OUTPUT EXPANDER OF A MEMORY SU...

SEMICONDUCTOR MEMORY DEVICE

MEMORY DEVICES USING A DYNAMIC LATCH TO PROVIDE MULTIPLE BIAS VOLTAGES

SEMICONDUCTOR DEVICE AND MANUFACTURING METHOD OF THE SEMICONDUCTOR...

MEMORY DEVICE WHICH GENERATES OPERATION VOLTAGES IN PARALLEL WITH R...

Memory Arrays Comprising Strings Of Memory Cells And Methods Used I...

MANAGED NAND DATA COMPRESSION

SEMICONDUCTOR MEMORY

MEMORY, OPERATION METHODS THEREOF AND MEMORY SYSTEMS

READ VOLTAGE OVERDRIVE IN READ RECOVERY

3D NAND MEMORY WITH FAST CORRECTIVE READ

ASYMMETRIC VERTICAL THIN FILM TRANSISTOR SELECTOR

MEMORY DEVICE INCLUDING A GERMANIUM-CONTAINING SOURCE STRUCTURE AND...

ADAPTIVE ERASE PULSE TO IMPROVE MEMORY CELL ENDURANCE AND ERASE TIM...

3D MEMORY DEVICE INCLUDING SHARED SELECT GATE CONNECTIONS BETWEEN M...

MEMORY SYSTEM HAVING SEMICONDUCTOR MEMORY DEVICE THAT PERFORMS VERI...

SEMICONDUCTOR MEMORY DEVICE

SEMICONDUCTOR MEMORY DEVICE

STACK-TYPE MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME

CORRECTIVE READ ON PARTIALLY PROGRAMMED BLOCKS

THREE-DIMENSIONAL NOR MEMORY DEVICE FOR MULTIPLY-ACCUMULATE OPERATIONS

ADAPTIVE PROGRAMMING DELAY SCHEME IN A MEMORY SUB-SYSTEM

PROGRAMMING METHOD OF A MEMORY, MEMORY AND MEMORY SYSTEM

FLASH MEMORY ARRAY, AND WRITING METHOD AND ERASING METHOD THEREFOR

POWER LOSS PROTECTION AND RESET SIGNAL GENERATION IN MEMORY SYSTEMS