comprising cells having several storage transistors connected in series

Industry

CPC
G11C16/0483

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C16/00Erasable programmable read-only memories

Current Industry

G11C16/0483comprising cells having several storage transistors connected in series

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Nonvolatile semiconductor memory device
- Patent number 12,321,598
- Issue date Jun 3, 2025
- Kioxia Corporation
- Takuya Futatsuyama
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Clock mode determination in a memory system
- Patent number 12,321,600
- Issue date Jun 3, 2025
- Mosaid Technologies Incorporated
- Peter B. Gillingham
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory arrays comprising strings of memory cells and methods used i...
- Patent number 12,322,443
- Issue date Jun 3, 2025
- Micron Technology, Inc.
- Jordan D. Greenlee
- G11 - INFORMATION STORAGE
Information Patent Grant
NAND IO bandwidth increase
- Patent number 12,322,453
- Issue date Jun 3, 2025
- SanDisk Technologies, Inc.
- Tianyu Tang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Nonvolatile memory devices, operating methods thereof and memory sy...
- Patent number 12,322,457
- Issue date Jun 3, 2025
- Samsung Electronics Co., Ltd.
- Sun-Il Shim
- G11 - INFORMATION STORAGE
Information Patent Grant
Three-dimensional memory device including a bit-line-bias vertical...
- Patent number 12,322,452
- Issue date Jun 3, 2025
- SanDisk Technologies, Inc.
- Naoto Norizuki
- G11 - INFORMATION STORAGE
Information Patent Grant
Nonvolatile semiconductor memory device including a memory cell arr...
- Patent number 12,322,454
- Issue date Jun 3, 2025
- Kioxia Corporation
- Yasuhiro Shiino
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and method of operating the same
- Patent number 12,322,458
- Issue date Jun 3, 2025
- SK hynix Inc.
- June Young Choi
- G11 - INFORMATION STORAGE
Information Patent Grant
Digital verify failbit count (VFC) circuit
- Patent number 12,322,456
- Issue date Jun 3, 2025
- Yangtze Memory Technologies Co., Ltd.
- Teng Chen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Programming operation of memory device being switched from high-den...
- Patent number 12,322,440
- Issue date Jun 3, 2025
- Micron Technology, Inc.
- Violante Moschiano
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Three-dimensional memory structure fabricated using repeated active...
- Patent number 12,315,565
- Issue date May 27, 2025
- SUNRISE MEMORY CORPORATION
- Shohei Kamisaka
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and program operation thereof
- Patent number 12,315,568
- Issue date May 27, 2025
- Yangtze Memory Technologies Co., Ltd.
- Huangpeng Zhang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory and controlling method thereof, memory system and electronic...
- Patent number 12,317,496
- Issue date May 27, 2025
- Yangtze Memory Technologies Co., Ltd.
- Tao Yang
- G11 - INFORMATION STORAGE
Information Patent Grant
Boost voltage modulated corrective read
- Patent number 12,315,575
- Issue date May 27, 2025
- Micron Technology, Inc.
- Nagendra Prasad Ganesh Rao
- G11 - INFORMATION STORAGE
Information Patent Grant
Background reads for solid state storage
- Patent number 12,315,576
- Issue date May 27, 2025
- PURE STORAGE, INC.
- Hari Kannan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Information processing device and memory system
- Patent number 12,315,566
- Issue date May 27, 2025
- Kioxia Corporation
- Atsushi Kawasumi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Grouped global wordline driver with shared bias scheme
- Patent number 12,315,567
- Issue date May 27, 2025
- INTEL NDTM US LLC
- Chang Wan Ha
- G11 - INFORMATION STORAGE
Information Patent Grant
Managing multi-block operations in memory devices
- Patent number 12,315,572
- Issue date May 27, 2025
- Macronix International Co., Ltd.
- Wei-Han Chen
- G11 - INFORMATION STORAGE
Information Patent Grant
Method and apparatus to reduce power consumption of page buffer cir...
- Patent number 12,315,573
- Issue date May 27, 2025
- INTEL NDTM US LLC
- Mattia Cichocki
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,315,564
- Issue date May 27, 2025
- Kioxia Corporation
- Kazuhiro Nojima
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,315,859
- Issue date May 27, 2025
- Kioxia Corporation
- Hiroshi Maejima
- G11 - INFORMATION STORAGE
Information Patent Grant
Block family-based error avoidance for memory devices
- Patent number 12,307,111
- Issue date May 20, 2025
- Micron Technology, Inc.
- Michael Sheperek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
3D memory device and programming method thereof
- Patent number 12,308,077
- Issue date May 20, 2025
- SK hynix Inc.
- Amedeo Iantorno
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number RE50438
- Issue date May 20, 2025
- Kioxia Corporation
- Kota Nishikawa
Information Patent Grant
Selection gate separation for 3D NAND
- Patent number 12,310,014
- Issue date May 20, 2025
- Applied Materials, Inc.
- Chang Seok Kang
- G11 - INFORMATION STORAGE
Information Patent Grant
3D capacitor stack and method of fabricating the stack
- Patent number 12,310,022
- Issue date May 20, 2025
- Seoul National University R&DB Foundation
- Jong-Ho Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory system and memory device
- Patent number 12,300,314
- Issue date May 13, 2025
- Kioxia Corporation
- Naomi Takeda
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
3D NAND flash and operation method thereof
- Patent number 12,300,319
- Issue date May 13, 2025
- Yangtze Memory Technologies Co., Ltd.
- Hongtao Liu
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device including vertical channel structure
- Patent number 12,300,329
- Issue date May 13, 2025
- Samsung Electronics Co., Ltd.
- Yongsung Cho
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory device and method for programming a non-volatil...
- Patent number 12,300,334
- Issue date May 13, 2025
- Samsung Electronics Co., Ltd.
- Junyong Park
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20250182828
- Publication date Jun 5, 2025
- KIOXIA Corporation
- Masanobu SHIRAKAWA
- G11 - INFORMATION STORAGE
Information Patent Application
EFFICIENCY-IMPROVED BACKGROUND MEDIA SCAN MANAGEMENT OF NON-VOLATIL...
- Publication number 20250181247
- Publication date Jun 5, 2025
- Micron Technology, Inc.
- Marco REDAELLI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA RELIABILITY FOR EXTREME TEMPERATURE USAGE CONDITIONS IN DATA S...
- Publication number 20250183917
- Publication date Jun 5, 2025
- Lodestar Licensing Group LLC
- Poorna Kale
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD FOR FORMING SEMICONDUCTOR MEMORY STRUCTURE
- Publication number 20250185251
- Publication date Jun 5, 2025
- Taiwan Semiconductor Manufacturing company Ltd.
- NUO XU
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE WITH FAST WRITE MODE TO MITIGATE POWER LOSS
- Publication number 20250182827
- Publication date Jun 5, 2025
- Micron Technology, Inc.
- Yu-Chung LIEN
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND PROGRAM OPERATION THEREOF
- Publication number 20250182833
- Publication date Jun 5, 2025
- Yangtze Memory Technologies Co., Ltd.
- Weijun WAN
- G11 - INFORMATION STORAGE
Information Patent Application
BLOCK FAMILY-BASED ERROR AVOIDANCE FOR MEMORY DEVICES
- Publication number 20250181259
- Publication date Jun 5, 2025
- Micron Technology, Inc.
- Michael Sheperek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20250182826
- Publication date Jun 5, 2025
- KIOXIA Corporation
- Hiroshi MAEJIMA
- G11 - INFORMATION STORAGE
Information Patent Application
INTEGRATED CIRCUIT DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME
- Publication number 20250185247
- Publication date Jun 5, 2025
- Samsung Electronics Co., Ltd.
- Minyong Lee
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
- Publication number 20250176178
- Publication date May 29, 2025
- SK HYNIX INC.
- Do Young KIM
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD OF OPERATING MEMORY DEVICE
- Publication number 20250174278
- Publication date May 29, 2025
- SK HYNIX INC.
- June Young CHOI
- G11 - INFORMATION STORAGE
Information Patent Application
PAGE BUFFERS AND OPERATION METHODS THEREOF, AND MEMORY DEVICES AND...
- Publication number 20250174279
- Publication date May 29, 2025
- Yangtze Memory Technologies Co., Ltd.
- Weiwei He
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORIES, OPERATION METHODS OF MEMORIES, AND MEMORY SYSTEMS
- Publication number 20250174287
- Publication date May 29, 2025
- Yangtze Memory Technologies Co., Ltd.
- Yang ZHANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Novel Bank Design with Differential Bulk Bias in eFuse Array
- Publication number 20250174275
- Publication date May 29, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Meng-Sheng Chang
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME
- Publication number 20250176180
- Publication date May 29, 2025
- SK HYNIX INC.
- Do Young KIM
- G11 - INFORMATION STORAGE
Information Patent Application
THREE-DIMENSIONAL MEMORY DEVICE WITH VARIABLE WORD LINE VIA CONTACT...
- Publication number 20250174550
- Publication date May 29, 2025
- WESTERN DIGITAL TECHNOLOGIES, INC.,
- Takayuki MAEKURA
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
INTEGRATED CIRCUIT STRUCTURE AND METHOD FOR OPERATING THE SAME
- Publication number 20250174273
- Publication date May 29, 2025
- Macronix International Co., Ltd.
- Yu-Yu LIN
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE WITH MEMORY CELLS EACH INCLUDING A CHAR...
- Publication number 20250174274
- Publication date May 29, 2025
- KIOXIA Corporation
- Takatoshi MINAMOTO
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY DEVICE AND PROGRAM OPERATION THEREOF
- Publication number 20250174277
- Publication date May 29, 2025
- Yangtze Memory Technologies Co., Ltd.
- Yuanyuan Min
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS FOR MITIGATING POWER LOSS EVENTS DURING OPERATION OF MEMORY...
- Publication number 20250166700
- Publication date May 22, 2025
- Micron Technology, Inc.
- Violante Moschiano
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
THREE-DIMENSIONAL MEMORY DEVICE INCLUDING CRACK-RESISTANT BACKSIDE...
- Publication number 20250166703
- Publication date May 22, 2025
- WESTERN DIGITAL TECHNOLOGIES, INC.,
- Kota FUNAYAMA
- G11 - INFORMATION STORAGE
Information Patent Application
ADAPTIVE WORDLINE START VOLTAGE USING WORDLINE SAMPLING
- Publication number 20250166706
- Publication date May 22, 2025
- Micron Technology, Inc.
- Yee Yang Tay
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DEVICE HAVING PAGE BUFFER, MEMORY SYSTEM, AND METHOD OF OPERATING T...
- Publication number 20250165165
- Publication date May 22, 2025
- Yangtze Memory Technologies Co., Ltd.
- Weijun WAN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Memory Arrays Comprising Strings Of Memory Cells And Methods Used I...
- Publication number 20250166704
- Publication date May 22, 2025
- Micron Technology, Inc.
- Alyssa N. Scarbrough
- G11 - INFORMATION STORAGE
Information Patent Application
NONVOLATILE MEMORY DEVICE, OPERATING METHOD OF NONVOLATILE MEMORY D...
- Publication number 20250165341
- Publication date May 22, 2025
- Samsung Electronics Co., Ltd.
- Seungjun OH
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM AND METHOD FOR SOLID STATE MEMORY REFRESH
- Publication number 20250166716
- Publication date May 22, 2025
- PURE STORAGE, INC.
- Hari Kannan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE AND OPERATING METHOD OF THE SAME
- Publication number 20250157543
- Publication date May 15, 2025
- Samsung Electronics Co., Ltd.
- Jinbae Bang
- G11 - INFORMATION STORAGE
Information Patent Application
3D STACKED INTEGRATED CIRCUITS HAVING FAILURE MANAGEMENT
- Publication number 20250158618
- Publication date May 15, 2025
- Micron Technology, Inc.
- Tony M. Brewer
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20250157496
- Publication date May 15, 2025
- Samsung Electronics Co., Ltd.
- Taemin Ok
- G11 - INFORMATION STORAGE
Information Patent Application
NON-VOLATILE MEMORY DEVICE AND PROGRAMMING METHOD
- Publication number 20250157542
- Publication date May 15, 2025
- Samsung Electronics Co., Ltd.
- Dae Sik HAM
- G11 - INFORMATION STORAGE

comprising cells having several storage transistors connected in series

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Nonvolatile semiconductor memory device

Clock mode determination in a memory system

Memory arrays comprising strings of memory cells and methods used i...

NAND IO bandwidth increase

Nonvolatile memory devices, operating methods thereof and memory sy...

Three-dimensional memory device including a bit-line-bias vertical...

Nonvolatile semiconductor memory device including a memory cell arr...

Memory device and method of operating the same

Digital verify failbit count (VFC) circuit

Programming operation of memory device being switched from high-den...

Three-dimensional memory structure fabricated using repeated active...

Memory device and program operation thereof

Memory and controlling method thereof, memory system and electronic...

Boost voltage modulated corrective read

Background reads for solid state storage

Information processing device and memory system

Grouped global wordline driver with shared bias scheme

Managing multi-block operations in memory devices

Method and apparatus to reduce power consumption of page buffer cir...

Semiconductor memory device

Semiconductor memory device

Block family-based error avoidance for memory devices

3D memory device and programming method thereof

Semiconductor memory device

Selection gate separation for 3D NAND

3D capacitor stack and method of fabricating the stack

Memory system and memory device

3D NAND flash and operation method thereof

Memory device including vertical channel structure

Non-volatile memory device and method for programming a non-volatil...

Patents Applicationslast 30 patents

SEMICONDUCTOR MEMORY DEVICE

EFFICIENCY-IMPROVED BACKGROUND MEDIA SCAN MANAGEMENT OF NON-VOLATIL...

DATA RELIABILITY FOR EXTREME TEMPERATURE USAGE CONDITIONS IN DATA S...

METHOD FOR FORMING SEMICONDUCTOR MEMORY STRUCTURE

MEMORY DEVICE WITH FAST WRITE MODE TO MITIGATE POWER LOSS

MEMORY DEVICE AND PROGRAM OPERATION THEREOF

BLOCK FAMILY-BASED ERROR AVOIDANCE FOR MEMORY DEVICES

SEMICONDUCTOR MEMORY DEVICE

INTEGRATED CIRCUIT DEVICE AND ELECTRONIC SYSTEM INCLUDING THE SAME

MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME

METHOD OF OPERATING MEMORY DEVICE

PAGE BUFFERS AND OPERATION METHODS THEREOF, AND MEMORY DEVICES AND...

MEMORIES, OPERATION METHODS OF MEMORIES, AND MEMORY SYSTEMS

Novel Bank Design with Differential Bulk Bias in eFuse Array

SEMICONDUCTOR MEMORY DEVICE AND METHOD OF MANUFACTURING THE SAME

THREE-DIMENSIONAL MEMORY DEVICE WITH VARIABLE WORD LINE VIA CONTACT...

INTEGRATED CIRCUIT STRUCTURE AND METHOD FOR OPERATING THE SAME

SEMICONDUCTOR MEMORY DEVICE WITH MEMORY CELLS EACH INCLUDING A CHAR...

MEMORY DEVICE AND PROGRAM OPERATION THEREOF

METHODS FOR MITIGATING POWER LOSS EVENTS DURING OPERATION OF MEMORY...

THREE-DIMENSIONAL MEMORY DEVICE INCLUDING CRACK-RESISTANT BACKSIDE...

ADAPTIVE WORDLINE START VOLTAGE USING WORDLINE SAMPLING

DEVICE HAVING PAGE BUFFER, MEMORY SYSTEM, AND METHOD OF OPERATING T...

Memory Arrays Comprising Strings Of Memory Cells And Methods Used I...

NONVOLATILE MEMORY DEVICE, OPERATING METHOD OF NONVOLATILE MEMORY D...

SYSTEM AND METHOD FOR SOLID STATE MEMORY REFRESH

MEMORY DEVICE AND OPERATING METHOD OF THE SAME

3D STACKED INTEGRATED CIRCUITS HAVING FAILURE MANAGEMENT

SEMICONDUCTOR DEVICE

NON-VOLATILE MEMORY DEVICE AND PROGRAMMING METHOD