Data output buffers

Industry

CPC
G11C7/1057

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C7/00Arrangements for writing information into, or reading information out from, a digital store

Current Industry

G11C7/1057Data output buffers

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
ZQ calibration circuit, operation method of the ZQ calibration circ...
- Patent number 12,327,603
- Issue date Jun 10, 2025
- Samsung Electronics Co., Ltd.
- Donggun An
- G11 - INFORMATION STORAGE
Information Patent Grant
Hybrid volatile and non-volatile memory device
- Patent number 12,327,590
- Issue date Jun 10, 2025
- RAMBUS INC.
- Scott C. Best
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory package having stacked array dies and reduced driver load
- Patent number 12,308,087
- Issue date May 20, 2025
- Netlist, Inc.
- Hyun Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory module multiple port buffer techniques
- Patent number 12,300,349
- Issue date May 13, 2025
- Micron Technology, Inc.
- Jasper S. Gibbons
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and memory system
- Patent number 12,300,353
- Issue date May 13, 2025
- Samsung Electronics Co., Ltd.
- Seung-Jun Shin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Resumption of program or erase operations in memory
- Patent number 12,300,332
- Issue date May 13, 2025
- Micron Technology, Inc.
- Eric N. Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
On-die termination configuration for integrated circuit
- Patent number 12,254,954
- Issue date Mar 18, 2025
- Yangtze Memory Technologies Co., Ltd.
- Debo Wei
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device for supporting stable data transfer and memory system...
- Patent number 12,243,616
- Issue date Mar 4, 2025
- SK hynix Inc.
- Hyeon Uk Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Loopback circuit for low-power memory devices
- Patent number 12,243,617
- Issue date Mar 4, 2025
- Micron Technology, Inc.
- Yoshihito Morishita
- G11 - INFORMATION STORAGE
Information Patent Grant
Buffer control of multiple memory banks
- Patent number 12,243,621
- Issue date Mar 4, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Shih-Lien Linus Lu
- G11 - INFORMATION STORAGE
Information Patent Grant
Output driver level-shifting latch circuit for dual-rail memory
- Patent number 12,243,581
- Issue date Mar 4, 2025
- Synopsys, Inc.
- Harold Pilo
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-level signaling in memory with wide system interface
- Patent number 12,237,953
- Issue date Feb 25, 2025
- Micron Technology, Inc.
- Timothy M. Hollis
- G11 - INFORMATION STORAGE
Information Patent Grant
Controlling memory module clock buffer power in a system with dual...
- Patent number 12,230,360
- Issue date Feb 18, 2025
- Dell Products L.P.
- Isaac Q. Wang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory component with input/output data rate alignment
- Patent number 12,229,435
- Issue date Feb 18, 2025
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device, memory system, and operating method of memory system
- Patent number 12,230,356
- Issue date Feb 18, 2025
- Samsung Electronics Co., Ltd.
- Sun Young Lim
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device for supporting command bus training mode and method o...
- Patent number 12,217,823
- Issue date Feb 4, 2025
- Samsung Electronics Co., Ltd.
- Young-hun Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Method for error correction coding with multiple hash groupings and...
- Patent number 12,211,574
- Issue date Jan 28, 2025
- Taiwan Semiconductor Manufacturing Company Limited
- Katherine H. Chiang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data-buffer controller/control-signal redriver
- Patent number 12,211,583
- Issue date Jan 28, 2025
- RAMBUS INC.
- Torsten Partsch
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device related to calibrating a termination resistance
- Patent number 12,198,784
- Issue date Jan 14, 2025
- SK hynix Inc.
- Jung Taek You
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data output buffer and semiconductor apparatus including the same
- Patent number 12,190,989
- Issue date Jan 7, 2025
- SK hynix Inc.
- Kyu Dong Hwang
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and memory system including the same
- Patent number 12,190,995
- Issue date Jan 7, 2025
- Samsung Electronics Co., Ltd.
- Byunghoon Jeong
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory controller and a method for controlling access to a memory m...
- Patent number 12,190,996
- Issue date Jan 7, 2025
- MONTAGE TECHNOLOGY CO., LTD.
- Yi Li
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device having switching device of page buffer and erase meth...
- Patent number 12,176,058
- Issue date Dec 24, 2024
- Macronix International Co., Ltd.
- Jung-Chuan Ting
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus and methods employing asynchronous FIFO buffer with read...
- Patent number 12,176,064
- Issue date Dec 24, 2024
- Advanced Micro Devices, Inc.
- Richard Martin Born
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device
- Patent number 12,176,062
- Issue date Dec 24, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- He-Zhou Wan
- G11 - INFORMATION STORAGE
Information Patent Grant
Systems and methods for minimizing idle channel noise in a single-e...
- Patent number 12,176,057
- Issue date Dec 24, 2024
- Cirrus Logic Inc.
- Chandra B. Prakash
- G11 - INFORMATION STORAGE
Information Patent Grant
Buffer configurations for communications between memory dies and a...
- Patent number 12,170,127
- Issue date Dec 17, 2024
- Micron Technology, Inc.
- Sujeet V. Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory devices for multiple read operations
- Patent number 12,142,343
- Issue date Nov 12, 2024
- Micron Technology, Inc.
- Eric N. Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Page buffer, memory device having page buffer, and method of operat...
- Patent number 12,142,345
- Issue date Nov 12, 2024
- SK Hynix Inc.
- Chang Yeop Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Processing-in-memory (PIM) system that changes between multiplicati...
- Patent number 12,136,470
- Issue date Nov 5, 2024
- SK hynix Inc.
- Choung Ki Song
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
MEMORY DEVICE AND OPERATION METHOD THEREOF
- Publication number 20250191624
- Publication date Jun 12, 2025
- Yangtze Memory Technologies Co., Ltd.
- Debo Wei
- G11 - INFORMATION STORAGE
Information Patent Application
DATA-BUFFER CONTROLLER/CONTROL-SIGNAL REDRIVER
- Publication number 20250191626
- Publication date Jun 12, 2025
- Rambus Inc.
- Torsten Partsch
- G11 - INFORMATION STORAGE
Information Patent Application
BUFFER CONTROL OF MULTIPLE MEMORY BANKS
- Publication number 20250191629
- Publication date Jun 12, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Shih-Lien Linus LU
- G11 - INFORMATION STORAGE
Information Patent Application
IMPEDANCE CALIBRATION CIRCUIT, SEMICONDUCTOR MEMORY APPARATUS AND M...
- Publication number 20250191623
- Publication date Jun 12, 2025
- SK HYNIX INC.
- Jae Hyeong HONG
- G11 - INFORMATION STORAGE
Information Patent Application
NONVOLATILE MEMORY DEVICE, METHOD OF CONTROLLING INITIALIZATION OF...
- Publication number 20250157505
- Publication date May 15, 2025
- Samsung Electronics Co., Ltd.
- Yo Han LEE
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE FOR SUPPORTING COMMAND BUS TRAINING MODE AND METHOD O...
- Publication number 20250149076
- Publication date May 8, 2025
- Samsung Electronics Co., Ltd.
- Young-hun Kim
- G11 - INFORMATION STORAGE
Information Patent Application
LEVEL SHIFTING CIRCUIT
- Publication number 20250141451
- Publication date May 1, 2025
- STMicroelectronics International N.V.
- Thomas Pierre Georges Jouanneau
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICES, OPERATION METHODS THEREOF, AND MEMORY SYSTEMS
- Publication number 20250131950
- Publication date Apr 24, 2025
- Yangtze Memory Technologies Co., Ltd.
- Guangyu Bai
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE FOR SUPPORTING COMMAND BUS TRAINING MODE AND METHOD O...
- Publication number 20250124959
- Publication date Apr 17, 2025
- Samsung Electronics Co., Ltd.
- Young-hun Kim
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD FOR ERROR CORRECTION CODING WITH MULTIPLE HASH GROUPINGS AND...
- Publication number 20250124997
- Publication date Apr 17, 2025
- Taiwan Semiconductor Manufacturing Company Limited
- Katherine H. CHIANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SERIAL PASS-THROUGH TECHNIQUES FOR MEMORY DEVICE INTERFACES
- Publication number 20250118344
- Publication date Apr 10, 2025
- Micron Technology, Inc.
- Stephen Hanna
- G11 - INFORMATION STORAGE
Information Patent Application
Current Control Systems And Methods For Communications Between Devices
- Publication number 20250104745
- Publication date Mar 27, 2025
- Intel Corporation
- Kasper Wszolek
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE USING DATA STROBE SIGNAL AND METHOD FOR COMPENSATING...
- Publication number 20250104751
- Publication date Mar 27, 2025
- Samsung Electronics Co., Ltd.
- Byongmo MOON
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE
- Publication number 20250078885
- Publication date Mar 6, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- He-Zhou WAN
- G11 - INFORMATION STORAGE
Information Patent Application
BUFFER CONFIGURATIONS FOR COMMUNICATIONS BETWEEN MEMORY DIES AND A...
- Publication number 20250078884
- Publication date Mar 6, 2025
- Micron Technology, Inc.
- Sujeet V. Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Application
ADAPTIVE WRITE SCHEME FOR MEMORY DEVICES
- Publication number 20250061926
- Publication date Feb 20, 2025
- Xilinx, Inc.
- Santosh YACHARENI
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICES FOR MULTIPLE READ OPERATIONS
- Publication number 20250029641
- Publication date Jan 23, 2025
- Micron Technology, Inc.
- Eric N. Lee
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUS AND METHOD FOR CORRECTING AN ERROR IN DATA TRANSMISSION O...
- Publication number 20250014666
- Publication date Jan 9, 2025
- MimirIP LLC
- In Jong JANG
- G11 - INFORMATION STORAGE
Information Patent Application
DRIFT COMPENSATION FOR CODEWORDS IN MEMORY
- Publication number 20240428833
- Publication date Dec 26, 2024
- Micron Technology, Inc.
- Marco Sforzin
- G11 - INFORMATION STORAGE
Information Patent Application
MULTI-DRIVER SIGNALING
- Publication number 20240412765
- Publication date Dec 12, 2024
- Micron Technology, Inc.
- Peter Mayer
- G11 - INFORMATION STORAGE
Information Patent Application
MULTI-BIT CELL AND MULTI-BIT CELL ARRAY INCLUDING THE SAME
- Publication number 20240412767
- Publication date Dec 12, 2024
- Samsung Electronics Co., LTD
- CHANHEE PARK
- G11 - INFORMATION STORAGE
Information Patent Application
DEVICE AND METHOD FOR READING DATA IN MEMORY
- Publication number 20240371420
- Publication date Nov 7, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Jaw-Juinn Horng
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NONVOLATILE MEMORY INCLUDING ON-DIE-TERMINATION CIRCUIT AND STORAGE...
- Publication number 20240371457
- Publication date Nov 7, 2024
- Samsung Electronics Co., Ltd.
- Eun-Ji Kim
- G11 - INFORMATION STORAGE
Information Patent Application
DATA RECEIVING CIRCUIT FOR CHIPLET BASED STORAGE ARCHITECTURES
- Publication number 20240371422
- Publication date Nov 7, 2024
- SK HYNIX INC.
- Tae Ho LIM
- G11 - INFORMATION STORAGE
Information Patent Application
CONTROLLER, STORAGE DEVICE AND METHOD FOR OPERATING STORAGE DEVICE
- Publication number 20240355370
- Publication date Oct 24, 2024
- SK HYNIX INC.
- Sang Ho YUN
- G11 - INFORMATION STORAGE
Information Patent Application
BUFFER CIRCUIT, CLOCK GENERATING CIRCUIT, SEMICONDUCTOR APPARATUS A...
- Publication number 20240356550
- Publication date Oct 24, 2024
- SK HYNIX INC.
- Ji Hyo KANG
- G11 - INFORMATION STORAGE
Information Patent Application
OPTIMIZING POWER IN A MEMORY DEVICE
- Publication number 20240345646
- Publication date Oct 17, 2024
- Rambus Inc.
- Dinesh Patil
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE HAVING OUTPUT BUFFER
- Publication number 20240312498
- Publication date Sep 19, 2024
- Micron Technology, Inc.
- Mieko Kojima
- G11 - INFORMATION STORAGE
Information Patent Application
CLOCK DISTRIBUTION NETWORK, AND A SEMICONDUCTOR APPARATUS AND A SEM...
- Publication number 20240312502
- Publication date Sep 19, 2024
- SK HYNIX INC.
- Ji Hyo KANG
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY COMPONENT WITH INPUT/OUTPUT DATA RATE ALIGNMENT
- Publication number 20240289047
- Publication date Aug 29, 2024
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING

Data output buffers

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

ZQ calibration circuit, operation method of the ZQ calibration circ...

Hybrid volatile and non-volatile memory device

Memory package having stacked array dies and reduced driver load

Memory module multiple port buffer techniques

Memory device and memory system

Resumption of program or erase operations in memory

On-die termination configuration for integrated circuit

Memory device for supporting stable data transfer and memory system...

Loopback circuit for low-power memory devices

Buffer control of multiple memory banks

Output driver level-shifting latch circuit for dual-rail memory

Multi-level signaling in memory with wide system interface

Controlling memory module clock buffer power in a system with dual...

Memory component with input/output data rate alignment

Memory device, memory system, and operating method of memory system

Memory device for supporting command bus training mode and method o...

Method for error correction coding with multiple hash groupings and...

Data-buffer controller/control-signal redriver

Semiconductor device related to calibrating a termination resistance

Data output buffer and semiconductor apparatus including the same

Memory device and memory system including the same

Memory controller and a method for controlling access to a memory m...

Memory device having switching device of page buffer and erase meth...

Apparatus and methods employing asynchronous FIFO buffer with read...

Memory device

Systems and methods for minimizing idle channel noise in a single-e...

Buffer configurations for communications between memory dies and a...

Memory devices for multiple read operations

Page buffer, memory device having page buffer, and method of operat...

Processing-in-memory (PIM) system that changes between multiplicati...

Patents Applicationslast 30 patents

MEMORY DEVICE AND OPERATION METHOD THEREOF

DATA-BUFFER CONTROLLER/CONTROL-SIGNAL REDRIVER

BUFFER CONTROL OF MULTIPLE MEMORY BANKS

IMPEDANCE CALIBRATION CIRCUIT, SEMICONDUCTOR MEMORY APPARATUS AND M...

NONVOLATILE MEMORY DEVICE, METHOD OF CONTROLLING INITIALIZATION OF...

MEMORY DEVICE FOR SUPPORTING COMMAND BUS TRAINING MODE AND METHOD O...

LEVEL SHIFTING CIRCUIT

MEMORY DEVICES, OPERATION METHODS THEREOF, AND MEMORY SYSTEMS

MEMORY DEVICE FOR SUPPORTING COMMAND BUS TRAINING MODE AND METHOD O...

METHOD FOR ERROR CORRECTION CODING WITH MULTIPLE HASH GROUPINGS AND...

SERIAL PASS-THROUGH TECHNIQUES FOR MEMORY DEVICE INTERFACES

Current Control Systems And Methods For Communications Between Devices

MEMORY DEVICE USING DATA STROBE SIGNAL AND METHOD FOR COMPENSATING...

MEMORY DEVICE

BUFFER CONFIGURATIONS FOR COMMUNICATIONS BETWEEN MEMORY DIES AND A...

ADAPTIVE WRITE SCHEME FOR MEMORY DEVICES

MEMORY DEVICES FOR MULTIPLE READ OPERATIONS

APPARATUS AND METHOD FOR CORRECTING AN ERROR IN DATA TRANSMISSION O...

DRIFT COMPENSATION FOR CODEWORDS IN MEMORY

MULTI-DRIVER SIGNALING

MULTI-BIT CELL AND MULTI-BIT CELL ARRAY INCLUDING THE SAME

DEVICE AND METHOD FOR READING DATA IN MEMORY

NONVOLATILE MEMORY INCLUDING ON-DIE-TERMINATION CIRCUIT AND STORAGE...

DATA RECEIVING CIRCUIT FOR CHIPLET BASED STORAGE ARCHITECTURES

CONTROLLER, STORAGE DEVICE AND METHOD FOR OPERATING STORAGE DEVICE

BUFFER CIRCUIT, CLOCK GENERATING CIRCUIT, SEMICONDUCTOR APPARATUS A...

OPTIMIZING POWER IN A MEMORY DEVICE

SEMICONDUCTOR DEVICE HAVING OUTPUT BUFFER

CLOCK DISTRIBUTION NETWORK, AND A SEMICONDUCTOR APPARATUS AND A SEM...

MEMORY COMPONENT WITH INPUT/OUTPUT DATA RATE ALIGNMENT