for dual-port memories

Industry

CPC
G11C29/818

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C29/00Checking stores for correct operation; Subsequent repair Testing stores during standby or offline operation

Current Industry

G11C29/818for dual-port memories

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Method and apparatus for clock power saving in multiport latch arrays
- Patent number 9,053,773
- Issue date Jun 9, 2015
- QUALCOMM Incorporated
- Saravanan Marimuthu
- G11 - INFORMATION STORAGE
Information Patent Grant
Signal control device and signal control method
- Patent number 9,026,746
- Issue date May 5, 2015
- Sony Corporation
- Shinjiro Tanaka
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device and data processing system including the same
- Patent number 8,918,684
- Issue date Dec 23, 2014
- PS4 Luxco S.A.R.L.
- Hiroto Kinoshita
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device and data processing system including the same
- Patent number 8,621,291
- Issue date Dec 31, 2013
- Elpida Memory, Inc.
- Hiroto Kinoshita
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory repair circuit and repairable pseudo-dual port static random...
- Patent number 7,808,847
- Issue date Oct 5, 2010
- Orise Technology Co., Ltd.
- Szu-Mien Wang
- G11 - INFORMATION STORAGE
Information Patent Grant
Recovery of existing SRAM capacity from fused-out blocks
- Patent number 7,791,974
- Issue date Sep 7, 2010
- Intel Corporation
- Jin Ming Kam
- G11 - INFORMATION STORAGE
Information Patent Grant
Changing the thread capacity of a multithreaded computer processor
- Patent number 6,748,556
- Issue date Jun 8, 2004
- International Business Machines Corporation
- Salvatore N. Storino
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data transfer in a memory device having complete row redundancy
- Patent number 5,953,258
- Issue date Sep 14, 1999
- Micron Technology, Inc.
- Mark R. Thomann
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Redundancy architecture and method for block write access cycles pe...
- Patent number 5,901,093
- Issue date May 4, 1999
- International Business Machines Corporation
- Nathan Rafael Hiltebeitel
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device having complete row redundancy
- Patent number 5,815,447
- Issue date Sep 29, 1998
- Micron Technology, Inc.
- Mark R. Thomann
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Shared redundancy programming of memory with plural access ports
- Patent number 5,787,091
- Issue date Jul 28, 1998
- Texas Instruments Incorporated
- David V. Kersh
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device with reduced number of fuses
- Patent number 5,646,896
- Issue date Jul 8, 1997
- Hyundai Electronics America
- Ray Pinkham
- G11 - INFORMATION STORAGE
Information Patent Grant
Integrated circuit memory device with redundant rows
- Patent number 5,297,094
- Issue date Mar 22, 1994
- SGS-Thomson Microelectronics, Inc.
- Bahador Rastegar
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dual-port memory device
- Patent number 5,208,775
- Issue date May 4, 1993
- Samsung Electronics Co., Ltd.
- Jang-Kyu Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device with column redundancy
- Patent number 5,168,468
- Issue date Dec 1, 1992
- Kabushiki Kaisha Toshiba
- Koichi Magome
- G11 - INFORMATION STORAGE
Information Patent Grant
Column redundancy for two port random access memory
- Patent number 4,719,601
- Issue date Jan 12, 1988
- International Business Machine Corporation
- Kenneth S. Gray
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
METHOD AND APPARATUS FOR CLOCK POWER SAVING IN MULTIPORT LATCH ARRAYS
- Publication number 20140177344
- Publication date Jun 26, 2014
- QUALCOMM Incorporated
- Saravanan MARIMUTHU
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE AND DATA PROCESSING SYSTEM INCLUDING THE SAME
- Publication number 20140036606
- Publication date Feb 6, 2014
- Elpida Memory, Inc.
- Hiroto KINOSHITA
- G11 - INFORMATION STORAGE
Information Patent Application
Signal control device and signal control method
- Publication number 20110264853
- Publication date Oct 27, 2011
- SONY CORPORATION
- Shinjiro Tanaka
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Semiconductor device and data processing system including the same
- Publication number 20110131446
- Publication date Jun 2, 2011
- Elpida Memory, Inc.
- Hiroto KINOSHITA
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY REPAIR CIRCUIT AND REPAIRABLE PSEUDO-DUAL PORT STATIC RANDOM...
- Publication number 20100014367
- Publication date Jan 21, 2010
- Orise Technology Co., Ltd.
- Szu-Mien WANG
- G11 - INFORMATION STORAGE
Information Patent Application
RECOVERY OF EXISTING SRAM CAPACITY FROM FUSED-OUT BLOCKS
- Publication number 20090245005
- Publication date Oct 1, 2009
- Jin Ming Kam
- G11 - INFORMATION STORAGE

for dual-port memories

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Method and apparatus for clock power saving in multiport latch arrays

Signal control device and signal control method

Semiconductor device and data processing system including the same

Semiconductor device and data processing system including the same

Memory repair circuit and repairable pseudo-dual port static random...

Recovery of existing SRAM capacity from fused-out blocks

Changing the thread capacity of a multithreaded computer processor

Data transfer in a memory device having complete row redundancy

Redundancy architecture and method for block write access cycles pe...

Memory device having complete row redundancy

Shared redundancy programming of memory with plural access ports

Memory device with reduced number of fuses

Integrated circuit memory device with redundant rows

Dual-port memory device

Semiconductor memory device with column redundancy

Column redundancy for two port random access memory

Patents Applicationslast 30 patents

METHOD AND APPARATUS FOR CLOCK POWER SAVING IN MULTIPORT LATCH ARRAYS

SEMICONDUCTOR DEVICE AND DATA PROCESSING SYSTEM INCLUDING THE SAME

Signal control device and signal control method

Semiconductor device and data processing system including the same

MEMORY REPAIR CIRCUIT AND REPAIRABLE PSEUDO-DUAL PORT STATIC RANDOM...

RECOVERY OF EXISTING SRAM CAPACITY FROM FUSED-OUT BLOCKS