Geometrical layout of the components

Industry

CPC
H01L27/0207

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

HELECTRICITY H01Electric elements H01LSEMICONDUCTOR DEVICES ELECTRIC SOLID STATE DEVICES NOT OTHERWISE PROVIDED FOR H01L27/00Devices consisting of a plurality of semiconductor or other solid state components formed in or on a common substrate

Current Industry

H01L27/0207Geometrical layout of the components

Industries

Patents Grantslast 30 patents

Information Patent Grant
Semiconductor devices including an isolation insulating pattern on...
- Patent number 12,183,732
- Issue date Dec 31, 2024
- Samsung Electronics Co., Ltd.
- Inwon Park
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Integrated circuit filler and method thereof
- Patent number 12,183,729
- Issue date Dec 31, 2024
- Taiwan Semiconductor Manufacturing Co., Ltd
- Tseng Chin Lo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Integrated circuit with FEOL resistor
- Patent number 12,183,775
- Issue date Dec 31, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Tien-Chien Huang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dummy device for core device to operate in a safe operating area an...
- Patent number 12,183,731
- Issue date Dec 31, 2024
- Taiwan Semiconductor Manufacturing Company Ltd.
- Szu-Chun Tsao
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Logic drive based on standard commodity FPGA IC Chips using non-vol...
- Patent number 12,176,901
- Issue date Dec 24, 2024
- iCometrue Company Ltd.
- Jin-Yuan Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device, method of and system for manufacturing semico...
- Patent number 12,176,338
- Issue date Dec 24, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Wei-Hsin Tsai
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Different height cell subregions, and semiconductor device having t...
- Patent number 12,176,394
- Issue date Dec 24, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Jung-Chan Yang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Logic circuit and semiconductor device
- Patent number 12,170,338
- Issue date Dec 17, 2024
- Semiconductor Energy Laboratory Co., Ltd.
- Shunpei Yamazaki
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Integrated circuit and manufacturing method of the same
- Patent number 12,170,277
- Issue date Dec 17, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Kam-Tou Sio
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
PUF cell array, system and method of manufacturing same
- Patent number 12,169,676
- Issue date Dec 17, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Cheng-En Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Uniform layouts for SRAM and register file bit cells
- Patent number 12,171,090
- Issue date Dec 17, 2024
- Intel Corporation
- Zheng Guo
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device and layout design method
- Patent number 12,170,278
- Issue date Dec 17, 2024
- Samsung Electronics Co., Ltd.
- Jeong-Lim Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Layout of static random access memory periphery circuit
- Patent number 12,171,092
- Issue date Dec 17, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yangsyu Lin
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device including standard cells
- Patent number 12,165,701
- Issue date Dec 10, 2024
- Samsung Electronics Co., Ltd.
- Jaehyun Lim
- G11 - INFORMATION STORAGE
Information Patent Grant
Method of manufacturing conductive lines in a circuit
- Patent number 12,165,972
- Issue date Dec 10, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chung-Hui Chen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Integrated circuit device with power control circuit having various...
- Patent number 12,166,029
- Issue date Dec 10, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yi-Jui Chang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor devices
- Patent number 12,159,834
- Issue date Dec 3, 2024
- Samsung Electronics Co., Ltd.
- Jungho Do
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device and semiconductor package
- Patent number 12,154,900
- Issue date Nov 26, 2024
- Rohm Co., Ltd.
- Kentaro Nasu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Integrated circuit emulating neural system with neuron circuit and...
- Patent number 12,154,017
- Issue date Nov 26, 2024
- Seoul National University R&DBFoundation
- Byung-Gook Park
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Integrated circuit having non-integral multiple pitch
- Patent number 12,153,868
- Issue date Nov 26, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Shang-Chih Hsieh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods of manufacturing via structures on source/drain contacts
- Patent number 12,154,856
- Issue date Nov 26, 2024
- Taiwan Semiconductor Manufacturing Co., Ltd
- Kuo-Chiang Tsai
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Methods for producing a 3D semiconductor memory device and structure
- Patent number 12,154,817
- Issue date Nov 26, 2024
- Monolithic 3D Inc.
- Zvi Or-Bach
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Semiconductor device with transistor local interconnects
- Patent number 12,148,702
- Issue date Nov 19, 2024
- GLOBALFOUNDRIES U.S. Inc.
- Mahbub Rashed
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Devices and methods of local interconnect stitches and power grids
- Patent number 12,148,697
- Issue date Nov 19, 2024
- ARM Limited
- Jean-Luc Pelloie
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multiplexer
- Patent number 12,147,750
- Issue date Nov 19, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chi-Lin Liu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Integrated hybrid standard cell structure with gate-all-around device
- Patent number 12,148,745
- Issue date Nov 19, 2024
- Taiwan Semiconductor Manufacturing Co., Ltd
- Chih-Hao Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Buffer circuit, semiconductor integrated circuit device, oscillator...
- Patent number RE50208
- Issue date Nov 12, 2024
- Seiko Epson Corporation
- Kenji Hayashi
Information Patent Grant
Contact over active gate structures for advanced integrated circuit...
- Patent number 12,142,667
- Issue date Nov 12, 2024
- Intel Corporation
- Andrew W. Yeoh
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Dual power structure with efficient layout
- Patent number 12,142,563
- Issue date Nov 12, 2024
- Taiwan Semiconductor Manufacturing Company Limited
- Shih-Wei Peng
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device including power gating switches
- Patent number 12,136,595
- Issue date Nov 5, 2024
- Samsung Electronics Co., Ltd.
- Jongsun Jung
- H01 - BASIC ELECTRIC ELEMENTS

Patents Applicationslast 30 patents

Information Patent Application
MITIGATION OF THRESHOLD VOLTAGE SHIFT IN BACKSIDE POWER DELIVERY US...
- Publication number 20250006579
- Publication date Jan 2, 2025
- Intel Corporation
- Avijit Barik
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE
- Publication number 20250006735
- Publication date Jan 2, 2025
- SOCIONEXT INC.
- Hideyuki KOMURO
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY...
- Publication number 20250006544
- Publication date Jan 2, 2025
- Monolithic 3D Inc.
- Zvi Or-Bach
- G11 - INFORMATION STORAGE
Information Patent Application
CELL ROWS WITH MIXED HEIGHTS AND MIXED NANORIBBON WIDTHS
- Publication number 20250006721
- Publication date Jan 2, 2025
- Intel Corporation
- Sukru Yemenicioglu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH SINGLE-CRYSTAL LAYERS
- Publication number 20240429086
- Publication date Dec 26, 2024
- Monolithic 3D Inc.
- Zvi Or-Bach
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT, LAYOUT DESIGN SYSTEM, LAYOUT DESI...
- Publication number 20240429224
- Publication date Dec 26, 2024
- KIOXIA Corporation
- Tomoaki YABE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CIRCUIT LAYOUTS WITH STAGGERED GATE AND SOURCE/DRAIN REGIONS
- Publication number 20240421145
- Publication date Dec 19, 2024
- International Business Machines Corporation
- Carl Radens
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20240421203
- Publication date Dec 19, 2024
- ROHM CO., LTD.
- Shojiro KATO
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
LEAKAGE REDUCTION FOR CONTINUOUS ACTIVE DESIGNS
- Publication number 20240421182
- Publication date Dec 19, 2024
- International Business Machines Corporation
- Jason J Stuffle
- G11 - INFORMATION STORAGE
Information Patent Application
TECHNIQUES AND CONFIGURATIONS TO REDUCE TRANSISTOR GATE SHORT DEFECTS
- Publication number 20240413016
- Publication date Dec 12, 2024
- Intel Corporation
- Sridhar GOVINDARAJU
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
System-On-Chip and Fabrication Method Therefor
- Publication number 20240413153
- Publication date Dec 12, 2024
- Chengdu Analog Circuit Technology Inc.
- Dan Ning
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE
- Publication number 20240413146
- Publication date Dec 12, 2024
- TOKYO ELECTRON LIMITED
- Tetsu OHTOU
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MULTIPLEXER
- Publication number 20240411976
- Publication date Dec 12, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chi-Lin Liu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INTEGRATED CIRCUIT DESIGN METHODOLOGY USING PHANTOM DESIGN WITHOUT...
- Publication number 20240403535
- Publication date Dec 5, 2024
- Silicon Laboratories Inc.
- Mohammed Harb
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MODULE
- Publication number 20240405016
- Publication date Dec 5, 2024
- ROHM CO., LTD.
- Shinya UMEKI
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR INTEGRATED CIRCUIT, SYSTEM ON CHIP AND ELECTRONIC DEV...
- Publication number 20240405011
- Publication date Dec 5, 2024
- Samsung Electronics Co., Ltd.
- JONG-HYEOK KIM
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH MEMORY CELLS AND MULTIPL...
- Publication number 20240404866
- Publication date Dec 5, 2024
- Monolithic 3D Inc.
- Zvi Or-Bach
- G11 - INFORMATION STORAGE
Information Patent Application
DUAL POWER STRUCTURE WITH EFFICIENT LAYOUT
- Publication number 20240395715
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company Limited
- Shih-Wei Peng
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD OF MAKING SEMICONDUCTOR DEVICE
- Publication number 20240395670
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chih-Yu LAI
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR CHIP
- Publication number 20240395944
- Publication date Nov 28, 2024
- SOCIONEXT INC.
- Hiroyuki SHIMBO
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
INTEGRATED CIRCUIT AND METHOD OF FORMING THE SAME
- Publication number 20240396536
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Yueh CHIANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VARIABLE-SIZED ACTIVE REGIONS FOR A SEMICONDUCTOR DEVICE AND METHOD...
- Publication number 20240395794
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Ru-Yu WANG
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
METHOD OF GENERATING LAYOUT DIAGRAM INCLUDING MERGED PILLAR STRUCTURES
- Publication number 20240394458
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Hiranmay BISWAS
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INTEGRATED CIRCUIT AND METHOD OF FORMING SAME
- Publication number 20240395821
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chih-Yu LAI
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
INTEGRATED CIRCUIT AND MANUFACTURING METHOD OF THE SAME
- Publication number 20240395793
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Kam-Tou SIO
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR DEVICE AND LAYOUT THEREOF
- Publication number 20240395795
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Cheng-I HUANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STACKED HYBRID TFET AND MOSFET
- Publication number 20240395814
- Publication date Nov 28, 2024
- International Business Machines Corporation
- Min Gyu Sung
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
METHODS FOR PRODUCING A 3D SEMICONDUCTOR MEMORY DEVICE AND STRUCTURE
- Publication number 20240395592
- Publication date Nov 28, 2024
- Monolithic 3D Inc.
- Zvi Or-Bach
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Structure and Method for FinFET Device with Asymmetric Contact
- Publication number 20240395935
- Publication date Nov 28, 2024
- Parabellum Strategic Opportunities Fund LLC
- Jhon Jhy LIAW
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20240397692
- Publication date Nov 28, 2024
- Taiwan Semiconductor Manufacturing Co., Ltd.
- Yi-Jing LEE
- H01 - BASIC ELECTRIC ELEMENTS

Geometrical layout of the components

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Semiconductor devices including an isolation insulating pattern on...

Integrated circuit filler and method thereof

Integrated circuit with FEOL resistor

Dummy device for core device to operate in a safe operating area an...

Logic drive based on standard commodity FPGA IC Chips using non-vol...

Semiconductor device, method of and system for manufacturing semico...

Different height cell subregions, and semiconductor device having t...

Logic circuit and semiconductor device

Integrated circuit and manufacturing method of the same

PUF cell array, system and method of manufacturing same

Uniform layouts for SRAM and register file bit cells

Semiconductor device and layout design method

Layout of static random access memory periphery circuit

Semiconductor device including standard cells

Method of manufacturing conductive lines in a circuit

Integrated circuit device with power control circuit having various...

Semiconductor devices

Semiconductor device and semiconductor package

Integrated circuit emulating neural system with neuron circuit and...

Integrated circuit having non-integral multiple pitch

Methods of manufacturing via structures on source/drain contacts

Methods for producing a 3D semiconductor memory device and structure

Semiconductor device with transistor local interconnects

Devices and methods of local interconnect stitches and power grids

Multiplexer

Integrated hybrid standard cell structure with gate-all-around device

Buffer circuit, semiconductor integrated circuit device, oscillator...

Contact over active gate structures for advanced integrated circuit...

Dual power structure with efficient layout

Semiconductor device including power gating switches

Patents Applicationslast 30 patents

MITIGATION OF THRESHOLD VOLTAGE SHIFT IN BACKSIDE POWER DELIVERY US...

SEMICONDUCTOR INTEGRATED CIRCUIT DEVICE

3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH METAL LAYERS AND MEMORY...

CELL ROWS WITH MIXED HEIGHTS AND MIXED NANORIBBON WIDTHS

3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH SINGLE-CRYSTAL LAYERS

SEMICONDUCTOR INTEGRATED CIRCUIT, LAYOUT DESIGN SYSTEM, LAYOUT DESI...

CIRCUIT LAYOUTS WITH STAGGERED GATE AND SOURCE/DRAIN REGIONS

SEMICONDUCTOR DEVICE

LEAKAGE REDUCTION FOR CONTINUOUS ACTIVE DESIGNS

TECHNIQUES AND CONFIGURATIONS TO REDUCE TRANSISTOR GATE SHORT DEFECTS

System-On-Chip and Fabrication Method Therefor

METHOD OF MANUFACTURING SEMICONDUCTOR DEVICE AND SEMICONDUCTOR DEVICE

MULTIPLEXER

INTEGRATED CIRCUIT DESIGN METHODOLOGY USING PHANTOM DESIGN WITHOUT...

SEMICONDUCTOR MODULE

SEMICONDUCTOR INTEGRATED CIRCUIT, SYSTEM ON CHIP AND ELECTRONIC DEV...

3D SEMICONDUCTOR DEVICE AND STRUCTURE WITH MEMORY CELLS AND MULTIPL...

DUAL POWER STRUCTURE WITH EFFICIENT LAYOUT

METHOD OF MAKING SEMICONDUCTOR DEVICE

SEMICONDUCTOR CHIP

INTEGRATED CIRCUIT AND METHOD OF FORMING THE SAME

VARIABLE-SIZED ACTIVE REGIONS FOR A SEMICONDUCTOR DEVICE AND METHOD...

METHOD OF GENERATING LAYOUT DIAGRAM INCLUDING MERGED PILLAR STRUCTURES

INTEGRATED CIRCUIT AND METHOD OF FORMING SAME

INTEGRATED CIRCUIT AND MANUFACTURING METHOD OF THE SAME

SEMICONDUCTOR DEVICE AND LAYOUT THEREOF

STACKED HYBRID TFET AND MOSFET

METHODS FOR PRODUCING A 3D SEMICONDUCTOR MEMORY DEVICE AND STRUCTURE

Structure and Method for FinFET Device with Asymmetric Contact

SEMICONDUCTOR DEVICE