Hit rate improvement

Industry

CPC
G06F2212/1021

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F2212/00Indexing scheme relating to accessing, addressing or allocation within memory systems or architectures

Current Industry

G06F2212/1021Hit rate improvement

Industries

Patents Grantslast 30 patents

Information Patent Grant
Page request interface support in handling host submission queues a...
- Patent number 12,298,916
- Issue date May 13, 2025
- Micron Technology, Inc.
- Prateek Sharma
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Write merging on stores with different privilege levels
- Patent number 12,292,839
- Issue date May 6, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processor core simulator including trace-based coherent cache drive...
- Patent number 12,293,137
- Issue date May 6, 2025
- International Business Machines Corporation
- Mohit Karve
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method, device, and computer program product for storing data based...
- Patent number 12,287,735
- Issue date Apr 29, 2025
- Dell Products L.P.
- Hailan Dong
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Selective speculative prefetch requests for a last-level cache
- Patent number 12,282,428
- Issue date Apr 22, 2025
- Advanced Micro Devices, Inc.
- Tarun Nakra
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Bypassing program counter match conditions
- Patent number 12,277,063
- Issue date Apr 15, 2025
- ARM Limited
- Ugo Castorina
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adaptive configuration of address translation cache
- Patent number 12,277,068
- Issue date Apr 15, 2025
- Mellanox Technologies, Ltd.
- Gal Shalom
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache size change
- Patent number 12,271,314
- Issue date Apr 8, 2025
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hybrid victim cache and write miss buffer with fence operation
- Patent number 12,265,477
- Issue date Apr 1, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods for increasing cache hit rates for neural networks
- Patent number 12,265,908
- Issue date Apr 1, 2025
- Advanced Micro Devices, Inc.
- Benjamin Thomas Sander
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and system for software multicore optimization
- Patent number 12,265,471
- Issue date Apr 1, 2025
- C SQUARED IP HOLDINGS LLC
- Kevin David Howard
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for multi-banked victim cache with dual datapath
- Patent number 12,259,826
- Issue date Mar 25, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Managing data using persistent storage
- Patent number 12,253,952
- Issue date Mar 18, 2025
- TWILIO INC.
- Christopher O'Hara
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and system for cache management in a network device
- Patent number 12,253,946
- Issue date Mar 18, 2025
- Telefonaktiebolaget LM Ericsson (publ)
- Anju Thomas
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for memory bandwidth allocation
- Patent number 12,248,400
- Issue date Mar 11, 2025
- Alibaba (China) Co., Ltd.
- Lide Duan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Efficient logical to physical mapping updates
- Patent number 12,242,386
- Issue date Mar 4, 2025
- Western Digital Technologies, Inc.
- Dinesh Kumar Agarwal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data initialization techniques
- Patent number 12,242,414
- Issue date Mar 4, 2025
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Using a transient cache list and prolonged cache list to manage tra...
- Patent number 12,235,775
- Issue date Feb 25, 2025
- International Business Machines Corporation
- Beth Ann Peterson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Criticality-informed caching policies with multiple criticality levels
- Patent number 12,235,769
- Issue date Feb 25, 2025
- Apple Inc.
- Tyler J. Huberty
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Message call request data having error frequency metrics
- Patent number 12,235,716
- Issue date Feb 25, 2025
- ADP, Inc.
- Anand Muralidharan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Insertion/promotion vectors to update replacement data in caches ba...
- Patent number 12,222,875
- Issue date Feb 11, 2025
- Apple Inc.
- Tyler J. Huberty
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Atomic compare and swap in a coherent cache system
- Patent number 12,216,591
- Issue date Feb 4, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Information processing system and memory system
- Patent number 12,210,458
- Issue date Jan 28, 2025
- Kioxia Corporation
- Tomoya Suzuki
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for improving cache efficiency and utilization
- Patent number 12,210,477
- Issue date Jan 28, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Aggressive write flush scheme for a victim cache
- Patent number 12,210,463
- Issue date Jan 28, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Non-stalling, non-blocking translation lookaside buffer invalidation
- Patent number 12,210,459
- Issue date Jan 28, 2025
- Texas Instruments Incorporated
- Daniel Brad Wu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Graphics processor data access and sharing
- Patent number 12,204,487
- Issue date Jan 21, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data cache region prefetcher
- Patent number 12,204,459
- Issue date Jan 21, 2025
- Advanced Micro Devices, Inc.
- Donald W. McCauley
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache support for indirect loads and indirect stores in graph appli...
- Patent number 12,204,901
- Issue date Jan 21, 2025
- Intel Corporation
- Robert Pawlowski
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus to reduce bank pressure using aggressive writ...
- Patent number 12,197,347
- Issue date Jan 14, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
DATA INITIALIZATION TECHNIQUES
- Publication number 20250156371
- Publication date May 15, 2025
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HARDWARE COHERENCE SIGNALING PROTOCOL
- Publication number 20250147888
- Publication date May 8, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE
- Publication number 20250139019
- Publication date May 1, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NON-STALLING, NON-BLOCKING TRANSLATION LOOKASIDE BUFFER INVALIDATION
- Publication number 20250117338
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Daniel Brad WU
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM
- Publication number 20250117340
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-TILE MEMORY MANAGEMENT
- Publication number 20250117356
- Publication date Apr 10, 2025
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM
- Publication number 20250117341
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Preemptive Flushing of Processing-in-Memory Data Structures
- Publication number 20250110887
- Publication date Apr 3, 2025
- ADVANCED MICRO DEVICES, INC.
- David Andrew Werner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE LOOKUP RESPONSE FILTERING
- Publication number 20250110874
- Publication date Apr 3, 2025
- ARM Limited
- Fabrice Jean VERPLANKEN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BRANCH TARGET BUFFER RUN-AHEAD
- Publication number 20250110882
- Publication date Apr 3, 2025
- Microsoft Technology Licensing, LLC
- Julio Gago Alonso
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS AND METHODS FOR IMPROVING CACHE EFFICIENCY AND UTILIZATION
- Publication number 20250103548
- Publication date Mar 27, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE STRUCTURE AND UTILIZATION
- Publication number 20250103546
- Publication date Mar 27, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTOLIC DISAGGREGATION WITHIN A MATRIX ACCELERATOR ARCHITECTURE
- Publication number 20250103547
- Publication date Mar 27, 2025
- Intel Corporation
- Prasoonkumar Surti
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FULLY PIPELINED READ-MODIFY-WRITE SUPPORT
- Publication number 20250094359
- Publication date Mar 20, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRIT...
- Publication number 20250094358
- Publication date Mar 20, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR SHARED VIRTUAL MEMORY TO MANAGE DATA COHER...
- Publication number 20250061060
- Publication date Feb 20, 2025
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM AND METHOD FOR SHARING A CACHE LINE BETWEEN NON-CONTIGUOUS M...
- Publication number 20250053511
- Publication date Feb 13, 2025
- Next Silicon Ltd
- Dan SHECHTER
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BLOOM-BASED HIT PREDICTOR
- Publication number 20250045206
- Publication date Feb 6, 2025
- ADVANCED MICRO DEVICES, INC.
- Patrick J. Shyvers
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR READ-MODIFY-WRITE SUPPORT IN MULTI-BANKED...
- Publication number 20250036573
- Publication date Jan 30, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
GRAPHICS PROCESSOR OPERATION SCHEDULING FOR DETERMINISTIC LATENCY
- Publication number 20250028675
- Publication date Jan 23, 2025
- Intel Corporation
- JOYDEEP RAY
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VICTIM CACHE WITH DYNAMIC ALLOCATION OF ENTRIES
- Publication number 20250028652
- Publication date Jan 23, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ATOMIC OPERATIONS AND HISTOGRAM OPERATIONS IN A CACHE PIPELINE
- Publication number 20250028651
- Publication date Jan 23, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE COHERENCE SHARED STATE SUPPRESSION
- Publication number 20250013569
- Publication date Jan 9, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND SYSTEM FOR SOFTWARE MULTICORE OPTIMIZATION
- Publication number 20250013571
- Publication date Jan 9, 2025
- C Squared IP Holdings LLC
- Kevin David HOWARD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-TILE MEMORY MANAGEMENT
- Publication number 20250004981
- Publication date Jan 2, 2025
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR EVICTION IN DUAL DATAPATH VICTIM CACHE SY...
- Publication number 20240419607
- Publication date Dec 19, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE STRUCTURE AND UTILIZATION
- Publication number 20240411717
- Publication date Dec 12, 2024
- Intel Corporation
- Altug Koker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COMPRESSION TECHNIQUES
- Publication number 20240403259
- Publication date Dec 5, 2024
- Intel Corporation
- Abhishek R. Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD, DEVICE, AND COMPUTER PROGRAM PRODUCT FOR STORING DATA
- Publication number 20240394184
- Publication date Nov 28, 2024
- Dell Products L.P.
- Hailan Dong
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS TO FACILITATE READ-MODIFY-WRITE SUPPORT IN A...
- Publication number 20240370380
- Publication date Nov 7, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING

Hit rate improvement

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Page request interface support in handling host submission queues a...

Write merging on stores with different privilege levels

Processor core simulator including trace-based coherent cache drive...

Method, device, and computer program product for storing data based...

Selective speculative prefetch requests for a last-level cache

Bypassing program counter match conditions

Adaptive configuration of address translation cache

Cache size change

Hybrid victim cache and write miss buffer with fence operation

Methods for increasing cache hit rates for neural networks

Method and system for software multicore optimization

Methods and apparatus for multi-banked victim cache with dual datapath

Managing data using persistent storage

Method and system for cache management in a network device

Systems and methods for memory bandwidth allocation

Efficient logical to physical mapping updates

Data initialization techniques

Using a transient cache list and prolonged cache list to manage tra...

Criticality-informed caching policies with multiple criticality levels

Message call request data having error frequency metrics

Insertion/promotion vectors to update replacement data in caches ba...

Atomic compare and swap in a coherent cache system

Information processing system and memory system

Systems and methods for improving cache efficiency and utilization

Aggressive write flush scheme for a victim cache

Non-stalling, non-blocking translation lookaside buffer invalidation

Graphics processor data access and sharing

Data cache region prefetcher

Cache support for indirect loads and indirect stores in graph appli...

Methods and apparatus to reduce bank pressure using aggressive writ...

Patents Applicationslast 30 patents

DATA INITIALIZATION TECHNIQUES

HARDWARE COHERENCE SIGNALING PROTOCOL

AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE

NON-STALLING, NON-BLOCKING TRANSLATION LOOKASIDE BUFFER INVALIDATION

ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM

MULTI-TILE MEMORY MANAGEMENT

METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM

Preemptive Flushing of Processing-in-Memory Data Structures

CACHE LOOKUP RESPONSE FILTERING

BRANCH TARGET BUFFER RUN-AHEAD

SYSTEMS AND METHODS FOR IMPROVING CACHE EFFICIENCY AND UTILIZATION

CACHE STRUCTURE AND UTILIZATION

SYSTOLIC DISAGGREGATION WITHIN A MATRIX ACCELERATOR ARCHITECTURE

FULLY PIPELINED READ-MODIFY-WRITE SUPPORT

METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRIT...

METHOD AND APPARATUS FOR SHARED VIRTUAL MEMORY TO MANAGE DATA COHER...

SYSTEM AND METHOD FOR SHARING A CACHE LINE BETWEEN NON-CONTIGUOUS M...

BLOOM-BASED HIT PREDICTOR

METHODS AND APPARATUS FOR READ-MODIFY-WRITE SUPPORT IN MULTI-BANKED...

GRAPHICS PROCESSOR OPERATION SCHEDULING FOR DETERMINISTIC LATENCY

VICTIM CACHE WITH DYNAMIC ALLOCATION OF ENTRIES

ATOMIC OPERATIONS AND HISTOGRAM OPERATIONS IN A CACHE PIPELINE

CACHE COHERENCE SHARED STATE SUPPRESSION

METHOD AND SYSTEM FOR SOFTWARE MULTICORE OPTIMIZATION

MULTI-TILE MEMORY MANAGEMENT

METHODS AND APPARATUS FOR EVICTION IN DUAL DATAPATH VICTIM CACHE SY...

CACHE STRUCTURE AND UTILIZATION

COMPRESSION TECHNIQUES

METHOD, DEVICE, AND COMPUTER PROGRAM PRODUCT FOR STORING DATA

METHODS AND APPARATUS TO FACILITATE READ-MODIFY-WRITE SUPPORT IN A...