Instruction analysis

Industry

CPC
G06F9/30145

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F9/00Arrangements for programme control

Current Industry

G06F9/30145Instruction analysis

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Two address translations from a single table look-aside buffer read
- Patent number 12,235,773
- Issue date Feb 25, 2025
- Texas Instruments Incorporated
- Joseph Zbiciak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods to load a tile register pair
- Patent number 12,236,242
- Issue date Feb 25, 2025
- Intel Corporation
- Raanan Sade
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
BFLOAT16 fused multiply instructions
- Patent number 12,229,554
- Issue date Feb 18, 2025
- Intel Corporation
- Alexander Heinecke
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processors, methods, systems, and instructions to protect shadow st...
- Patent number 12,229,453
- Issue date Feb 18, 2025
- Intel Corporation
- Vedvyas Shanbhogue
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Out-of-order vector iota calculations
- Patent number 12,223,323
- Issue date Feb 11, 2025
- SiFive, Inc.
- Yueh Chi Wu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for conjugate transpose and multiply
- Patent number 12,216,734
- Issue date Feb 4, 2025
- Intel Corporation
- Menachem Adelman
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Instruction fusion
- Patent number 12,217,060
- Issue date Feb 4, 2025
- Apple Inc.
- Francesco Spadini
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Offloading computation based on extended instruction set architecture
- Patent number 12,210,877
- Issue date Jan 28, 2025
- Lemon Inc.
- Viacheslav Dubeyko
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Graphics processing systems with expansion transformation stage masks
- Patent number 12,211,118
- Issue date Jan 28, 2025
- Imagination Technologies Limited
- Robert Brigg
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Implicit global pointer relative addressing for global memory access
- Patent number 12,210,876
- Issue date Jan 28, 2025
- MIPS Tech, LLC
- James Hippisley Robinson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Inserting predefined pad values into a stream of vectors
- Patent number 12,204,905
- Issue date Jan 21, 2025
- Texas Instruments Incorporated
- Asheesh Bhardwaj
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Interruptible and restartable matrix multiplication instructions, p...
- Patent number 12,204,898
- Issue date Jan 21, 2025
- Intel Corporation
- Edward T. Grochowski
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dual sum of quadword 16×16 multiply and accumulate
- Patent number 12,204,903
- Issue date Jan 21, 2025
- Intel Corporation
- Venkateswara Madduri
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses and methods including memory commands for semiconductor...
- Patent number 12,197,355
- Issue date Jan 14, 2025
- Kang-Yong Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High performance interconnect
- Patent number 12,197,357
- Issue date Jan 14, 2025
- Intel Corporation
- Robert J. Safranek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Streaming engine with multi dimensional circular addressing selecta...
- Patent number 12,197,343
- Issue date Jan 14, 2025
- Texas Instruments Incorporated
- Joseph Zbiciak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for vector packed dual complex-by-complex and...
- Patent number 12,190,111
- Issue date Jan 7, 2025
- Intel Corporation
- Venkateswara Rao Madduri
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods, systems, and apparatuses for scalable port-binding for asy...
- Patent number 12,190,157
- Issue date Jan 7, 2025
- Intel Corporation
- Daeho Seo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Computation of neural network node by neural network inference circuit
- Patent number 12,190,230
- Issue date Jan 7, 2025
- Amazon Technologies, Inc.
- Kenneth Duong
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High performance interconnect
- Patent number 12,189,550
- Issue date Jan 7, 2025
- Intel Corporation
- Robert J. Safranek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processor for processing external service requests using a symmetri...
- Patent number 12,182,061
- Issue date Dec 31, 2024
- Foundation of Soongsil University-Industry Cooperation
- Chan Ho Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems, methods, and apparatuses for tile load, multiplication and...
- Patent number 12,182,571
- Issue date Dec 31, 2024
- Intel Corporation
- Robert Valentine
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processing device with vector transformation execution
- Patent number 12,182,573
- Issue date Dec 31, 2024
- Texas Instruments Incorporated
- Mujibur Rahman
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for computing dot products of nibbles in two ti...
- Patent number 12,182,568
- Issue date Dec 31, 2024
- Intel Corporation
- Raanan Sade
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses, methods, and systems for a packed data convolution ins...
- Patent number 12,182,570
- Issue date Dec 31, 2024
- Intel Corporation
- Deepti Aggarwal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses, methods, and systems for instructions for a hardware a...
- Patent number 12,175,247
- Issue date Dec 24, 2024
- Intel Corporation
- Balaji Masanamuthu Chinnathurai
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for performing matrix compress and decompress i...
- Patent number 12,175,246
- Issue date Dec 24, 2024
- Intel Corporation
- Dan Baum
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for configurable ordered transformation of data...
- Patent number 12,169,475
- Issue date Dec 17, 2024
- Charles Schwab & Co., Inc.
- Sean William Watts
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Microprocessor with a time counter for statically dispatching exten...
- Patent number 12,169,716
- Issue date Dec 17, 2024
- Simplex Micro, Inc.
- Thang Minh Tran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Processing of data by multiple graphic processing devices
- Patent number 12,164,922
- Issue date Dec 10, 2024
- Intel Corporation
- Gaurav Kumar
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
TECHNIQUE FOR PREDICTING BEHAVIOUR OF CONTROL FLOW INSTRUCTIONS
- Publication number 20250068427
- Publication date Feb 27, 2025
- ARM Limited
- Houdhaifa BOUZGUARROU
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COMPUTING DEVICE, METHODS FOR PROVIDING AND CONFIGURING A COMPUTING...
- Publication number 20250060992
- Publication date Feb 20, 2025
- Airbus SAS
- Sascha UHRIG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS AND METHODS FOR CONFIGURABLE ORDERED TRANSFORMATION OF DATA...
- Publication number 20250061088
- Publication date Feb 20, 2025
- Charles Schwab & Co., Inc.
- Sean William WATTS
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD FOR COMPLEX MATRIX TRANSPOSE AND MULTIPLY
- Publication number 20250045022
- Publication date Feb 6, 2025
- Menachem ADELMAN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS TO SEQUENCE BRANCH OPERATIONS
- Publication number 20250045052
- Publication date Feb 6, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Venkatesh Natarajan
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CENTRAL PROCESSING UNIT (CPU) INSTRUCTION FLOW OPTIMIZATION BASED O...
- Publication number 20250045053
- Publication date Feb 6, 2025
- Honeywell International Inc.
- Ricardo Banffy
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS AND METHODS FOR POLICY EXECUTION PROCESSING
- Publication number 20250045056
- Publication date Feb 6, 2025
- The Charles Stark Draper Laboratory, Inc.
- Steve E. Milburn
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PADDING IN A STREAM OF MATRIX ELEMENTS
- Publication number 20250036411
- Publication date Jan 30, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Son Hung Tran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD TO PREVENT SINGLE- AND ZERO-STEPPING OF TRUSTE...
- Publication number 20250036751
- Publication date Jan 30, 2025
- Intel Corporation
- Bin XING
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ZERO-CLEARING SCALAR MOVES
- Publication number 20250028533
- Publication date Jan 23, 2025
- Intel Corporation
- John MORGAN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DIRECT, UNCONDITIONAL JUMP
- Publication number 20250028532
- Publication date Jan 23, 2025
- Intel Corporation
- Jason AGRON
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STREAMING ENGINE WITH DEFERRED EXCEPTION REPORTING
- Publication number 20250013518
- Publication date Jan 9, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Joseph Zbiciak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CRACKING INSTRUCTIONS INTO A PLURALITY OF MICRO-OPERATIONS
- Publication number 20250004769
- Publication date Jan 2, 2025
- ARM Limited
- Quentin Éric NOUVEL
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD FOR PREFETCHING DATA WITH HINTS
- Publication number 20250004773
- Publication date Jan 2, 2025
- Intel Corporation
- Christopher J. HUGHES
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CIRCUITRY AND METHODS FOR IMPLEMENTING ONE OR MORE KECCAK INSTRUCTI...
- Publication number 20250004770
- Publication date Jan 2, 2025
- Intel Corporation
- Santosh Ghosh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS, METHODS, AND APPARATUSES FOR TILE LOAD
- Publication number 20250004716
- Publication date Jan 2, 2025
- Intel Corporation
- Robert VALENTINE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VECTOR PACKED MATRIX MULTIPLICATION AND ACCUMULATION PROCESSORS, ME...
- Publication number 20250004768
- Publication date Jan 2, 2025
- Alexander HEINECKE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
GENERATING INSTRUCTION DATA
- Publication number 20250004771
- Publication date Jan 2, 2025
- BEIJING BAIDU NETCOM SCIENCE TECHNOLOGY CO., LTD.
- Haifeng WANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-CONDITION BRANCH INSTRUCTION FOR CONDITIONAL BRANCH OPERATIONS
- Publication number 20240427602
- Publication date Dec 26, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Alexander Tessarolo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROVIDING PHYSICAL REGISTER (PR) SWAP MEMORY RENAMING IN PROCESSOR-...
- Publication number 20240427599
- Publication date Dec 26, 2024
- QUALCOMM Incorporated
- Akilesh Krishnamurthy
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SCALABLE SPARSE MATRIX MULTIPLY ACCELERATION USING SYSTOLIC ARRAYS...
- Publication number 20240427847
- Publication date Dec 26, 2024
- Intel Corporation
- SUBRAMANIAM MAIYURAN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VECTOR FRIENDLY INSTRUCTION FORMAT AND EXECUTION THEREOF
- Publication number 20240427600
- Publication date Dec 26, 2024
- Intel Corporation
- Robert C. VALENTINE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR VECTOR PERMUTATION
- Publication number 20240419606
- Publication date Dec 19, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Timothy David Anderson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FPGA WIDE BARREL-SHIFTERS IMPLEMENTATION USING PACKED DSP MULTIPLIERS
- Publication number 20240419446
- Publication date Dec 19, 2024
- Microsoft Technology Licensing, LLC
- Gil SAVIR
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
EXTENDED FLOATING-POINT RANGE PROCESSORS, METHODS, SYSTEMS, AND INS...
- Publication number 20240419444
- Publication date Dec 19, 2024
- Intel Corporation
- Martin LANGHAMMER
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROCESSOR ARCHITECTURE WITH MEMORY ACCESS CIRCUIT
- Publication number 20240411703
- Publication date Dec 12, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Timothy D. Anderson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VARIABLE LATENCY INSTRUCTIONS
- Publication number 20240411559
- Publication date Dec 12, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Timothy D. ANDERSON
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INDEXED VECTOR PERMUTATION OPERATIONS
- Publication number 20240403052
- Publication date Dec 5, 2024
- ARM Limited
- Joshua Randall
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Instruction Parsing Method and Apparatus, and Electronic Device
- Publication number 20240403051
- Publication date Dec 5, 2024
- Peking University
- Ruo Li
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOOK-UP TABLE READ
- Publication number 20240403054
- Publication date Dec 5, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING

Instruction analysis

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Two address translations from a single table look-aside buffer read

Systems and methods to load a tile register pair

BFLOAT16 fused multiply instructions

Processors, methods, systems, and instructions to protect shadow st...

Out-of-order vector iota calculations

Apparatus and method for conjugate transpose and multiply

Instruction fusion

Offloading computation based on extended instruction set architecture

Graphics processing systems with expansion transformation stage masks

Implicit global pointer relative addressing for global memory access

Inserting predefined pad values into a stream of vectors

Interruptible and restartable matrix multiplication instructions, p...

Dual sum of quadword 16×16 multiply and accumulate

Apparatuses and methods including memory commands for semiconductor...

High performance interconnect

Streaming engine with multi dimensional circular addressing selecta...

Apparatus and method for vector packed dual complex-by-complex and...

Methods, systems, and apparatuses for scalable port-binding for asy...

Computation of neural network node by neural network inference circuit

High performance interconnect

Processor for processing external service requests using a symmetri...

Systems, methods, and apparatuses for tile load, multiplication and...

Processing device with vector transformation execution

Systems and methods for computing dot products of nibbles in two ti...

Apparatuses, methods, and systems for a packed data convolution ins...

Apparatuses, methods, and systems for instructions for a hardware a...

Systems and methods for performing matrix compress and decompress i...

Systems and methods for configurable ordered transformation of data...

Microprocessor with a time counter for statically dispatching exten...

Processing of data by multiple graphic processing devices

Patents Applicationslast 30 patents

TECHNIQUE FOR PREDICTING BEHAVIOUR OF CONTROL FLOW INSTRUCTIONS

COMPUTING DEVICE, METHODS FOR PROVIDING AND CONFIGURING A COMPUTING...

SYSTEMS AND METHODS FOR CONFIGURABLE ORDERED TRANSFORMATION OF DATA...

APPARATUS AND METHOD FOR COMPLEX MATRIX TRANSPOSE AND MULTIPLY

METHODS AND APPARATUS TO SEQUENCE BRANCH OPERATIONS

CENTRAL PROCESSING UNIT (CPU) INSTRUCTION FLOW OPTIMIZATION BASED O...

SYSTEMS AND METHODS FOR POLICY EXECUTION PROCESSING

PADDING IN A STREAM OF MATRIX ELEMENTS

APPARATUS AND METHOD TO PREVENT SINGLE- AND ZERO-STEPPING OF TRUSTE...

ZERO-CLEARING SCALAR MOVES

DIRECT, UNCONDITIONAL JUMP

STREAMING ENGINE WITH DEFERRED EXCEPTION REPORTING

CRACKING INSTRUCTIONS INTO A PLURALITY OF MICRO-OPERATIONS

APPARATUS AND METHOD FOR PREFETCHING DATA WITH HINTS

CIRCUITRY AND METHODS FOR IMPLEMENTING ONE OR MORE KECCAK INSTRUCTI...

SYSTEMS, METHODS, AND APPARATUSES FOR TILE LOAD

VECTOR PACKED MATRIX MULTIPLICATION AND ACCUMULATION PROCESSORS, ME...

GENERATING INSTRUCTION DATA

MULTI-CONDITION BRANCH INSTRUCTION FOR CONDITIONAL BRANCH OPERATIONS

PROVIDING PHYSICAL REGISTER (PR) SWAP MEMORY RENAMING IN PROCESSOR-...

SCALABLE SPARSE MATRIX MULTIPLY ACCELERATION USING SYSTOLIC ARRAYS...

VECTOR FRIENDLY INSTRUCTION FORMAT AND EXECUTION THEREOF

METHOD AND APPARATUS FOR VECTOR PERMUTATION

FPGA WIDE BARREL-SHIFTERS IMPLEMENTATION USING PACKED DSP MULTIPLIERS

EXTENDED FLOATING-POINT RANGE PROCESSORS, METHODS, SYSTEMS, AND INS...

PROCESSOR ARCHITECTURE WITH MEMORY ACCESS CIRCUIT

VARIABLE LATENCY INSTRUCTIONS

INDEXED VECTOR PERMUTATION OPERATIONS

Instruction Parsing Method and Apparatus, and Electronic Device

LOOK-UP TABLE READ