Interface circuits for daisy chain or ring bus memory arrangements