Multiuser, multiprocessor, multiprocessing cache systems

Industry

CPC
G06F12/0806

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F12/00Accessing, addressing or allocating within memory systems or architectures

Current Industry

G06F12/0806Multiuser, multiprocessor, multiprocessing cache systems

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Adaptable data caching mechanism for in-memory cluster computing
- Patent number 12,306,755
- Issue date May 20, 2025
- Samsung Electronics Co., Ltd.
- Inseok Stephen Choi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Sparse optimizations for a matrix accelerator architecture
- Patent number 12,293,431
- Issue date May 6, 2025
- Intel Corporation
- Joydeep Ray
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Write merging on stores with different privilege levels
- Patent number 12,292,839
- Issue date May 6, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Dynamic instantiation and management of virtual caching appliances
- Patent number 12,282,806
- Issue date Apr 22, 2025
- NetApp, Inc.
- Lakshmi Narayanan Bairavasundaram
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for adjusting cache allocated for read look ahead
- Patent number 12,271,313
- Issue date Apr 8, 2025
- SK Hynix Inc.
- Byoung Min Jin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hybrid victim cache and write miss buffer with fence operation
- Patent number 12,265,477
- Issue date Apr 1, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for multi-banked victim cache with dual datapath
- Patent number 12,259,826
- Issue date Mar 25, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Atomic compare and swap in a coherent cache system
- Patent number 12,216,591
- Issue date Feb 4, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Aggressive write flush scheme for a victim cache
- Patent number 12,210,463
- Issue date Jan 28, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus to reduce bank pressure using aggressive writ...
- Patent number 12,197,347
- Issue date Jan 14, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High performance interconnect
- Patent number 12,197,357
- Issue date Jan 14, 2025
- Intel Corporation
- Robert J. Safranek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Architecture for block sparse operations on a systolic array
- Patent number 12,198,222
- Issue date Jan 14, 2025
- Intel Corporation
- Abhishek Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Fully pipelined read-modify-write support
- Patent number 12,189,540
- Issue date Jan 7, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High performance interconnect
- Patent number 12,189,550
- Issue date Jan 7, 2025
- Intel Corporation
- Robert J. Safranek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Scalable data access system and methods of eliminating controller b...
- Patent number 12,182,405
- Issue date Dec 31, 2024
- Branislav Radovanovic
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for allocation in a victim cache system
- Patent number 12,182,038
- Issue date Dec 31, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Storage device and method of operating the same
- Patent number 12,158,843
- Issue date Dec 3, 2024
- SK Hynix Inc.
- Yong Jin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for read-modify-write support in multi-banked...
- Patent number 12,147,353
- Issue date Nov 19, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Victim cache with dynamic allocation of entries
- Patent number 12,141,078
- Issue date Nov 12, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Atomic operations and histogram operations in a cache pipeline
- Patent number 12,141,079
- Issue date Nov 12, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus for eviction in dual datapath victim cache sy...
- Patent number 12,105,640
- Issue date Oct 1, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Tiered caching of data in a storage system
- Patent number 12,079,125
- Issue date Sep 3, 2024
- PURE STORAGE, INC.
- Riley Thomasson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus to facilitate read-modify-write support in a...
- Patent number 12,072,814
- Issue date Aug 27, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
CPU cache flushing to persistent memory
- Patent number 12,061,544
- Issue date Aug 13, 2024
- Micron Technology, Inc.
- Paul Stonelake
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory page manager
- Patent number 12,061,545
- Issue date Aug 13, 2024
- Apple Inc.
- Arjun Thottappilly
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multi-tenant caching service in a hosted computing environment
- Patent number 12,050,534
- Issue date Jul 30, 2024
- Amazon Technologies, Inc.
- Karthik Uthaman
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Social network account assisted service registration
- Patent number 12,039,617
- Issue date Jul 16, 2024
- SONOS, INC.
- Andrej Sarkic
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multi-core processor and storage device
- Patent number 12,019,581
- Issue date Jun 25, 2024
- Samsung Electronics Co., Ltd.
- Hyungjin Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Victim cache with write miss merging
- Patent number 12,007,907
- Issue date Jun 11, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Victim cache that supports draining write-miss entries
- Patent number 12,001,345
- Issue date Jun 4, 2024
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
ARCHITECTURE FOR BLOCK SPARSE OPERATIONS ON A SYSTOLIC ARRAY
- Publication number 20250166114
- Publication date May 22, 2025
- Intel Corporation
- Abhishek Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MANAGING A SYSTEM LEVEL CACHE
- Publication number 20250156326
- Publication date May 15, 2025
- NVIDIA Corporation
- Ashutosh PANDEY
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE
- Publication number 20250139019
- Publication date May 1, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS, METHODS, AND APPARATUS FOR A CACHE DIRECTORY FOR A MULTI-L...
- Publication number 20250139006
- Publication date May 1, 2025
- Samsung Electronics Co., Ltd.
- Aditya Madhusudan DESHPANDE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PROCESSOR WITH HIGH-CAPACITY LAST-LEVEL CACHE
- Publication number 20250130941
- Publication date Apr 24, 2025
- Shanghai Zhaoxin Semiconductor Co., Ltd.
- Chen CHEN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SCALABLE DATA ACCESS SYSTEM AND METHODS OF ELIMINATING CONTROLLER B...
- Publication number 20250130714
- Publication date Apr 24, 2025
- Branislav Radovanovic
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM
- Publication number 20250117340
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM
- Publication number 20250117341
- Publication date Apr 10, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ARCHITECTURE FOR BLOCK SPARSE OPERATIONS ON A SYSTOLIC ARRAY
- Publication number 20250104180
- Publication date Mar 27, 2025
- Intel Corporation
- Abhishek Appu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FULLY PIPELINED READ-MODIFY-WRITE SUPPORT
- Publication number 20250094359
- Publication date Mar 20, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA PROCESSING METHOD AND APPARATUS, ELECTRONIC DEVICE, AND STORAG...
- Publication number 20250094348
- Publication date Mar 20, 2025
- BEIJING BAIDU NETCOM SCIENCE TECHNOLOGY CO., LTD.
- Mingyuan LIANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRIT...
- Publication number 20250094358
- Publication date Mar 20, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ELECTRONIC DEVICE, MEMORY DEVICE, AND OPERATING METHOD OF MEMORY DE...
- Publication number 20250077427
- Publication date Mar 6, 2025
- Samsung Electronics Co., Ltd.
- Moongyung Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR READ-MODIFY-WRITE SUPPORT IN MULTI-BANKED...
- Publication number 20250036573
- Publication date Jan 30, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VICTIM CACHE WITH DYNAMIC ALLOCATION OF ENTRIES
- Publication number 20250028652
- Publication date Jan 23, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ATOMIC OPERATIONS AND HISTOGRAM OPERATIONS IN A CACHE PIPELINE
- Publication number 20250028651
- Publication date Jan 23, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Social Network Account Assisted Service Registration
- Publication number 20250013361
- Publication date Jan 9, 2025
- Sonos, Inc.
- Andrej Sarkic
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS FOR EVICTION IN DUAL DATAPATH VICTIM CACHE SY...
- Publication number 20240419607
- Publication date Dec 19, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Cache Control Instructions Using Object Lifetime Information
- Publication number 20240419590
- Publication date Dec 19, 2024
- Google LLC
- Christopher Thomas Kennelly
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DUAL CACHE ARCHITECTURE AND LOGICAL-TO-PHYSICAL MAPPING FOR A ZONED...
- Publication number 20240403217
- Publication date Dec 5, 2024
- Micron Technology, Inc.
- Pranam Shetty
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CPU CACHE FLUSHING TO PERSISTENT MEMORY
- Publication number 20240385963
- Publication date Nov 21, 2024
- Micron Technology, Inc.
- Paul Stonelake
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS TO FACILITATE READ-MODIFY-WRITE SUPPORT IN A...
- Publication number 20240370380
- Publication date Nov 7, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Page Pool Descriptor Cache
- Publication number 20240354249
- Publication date Oct 24, 2024
- Apple Inc.
- Arjun Thottappilly
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-CHIPLET MODULE SYSTEM, METHOD AND DEVICE
- Publication number 20240330183
- Publication date Oct 3, 2024
- Marvell Asia Pte Ltd.
- Martin Kovac
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VARIABLE MODULATION SCHEME FOR MEMORY DEVICE ACCESS OR OPERATION
- Publication number 20240303194
- Publication date Sep 12, 2024
- Lodestar Licensing Group LLC
- Robert Nasry Hasbun
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD FOR ADJUSTING CACHE ALLOCATED FOR READ LOOK AHEAD
- Publication number 20240303193
- Publication date Sep 12, 2024
- SK HYNIX INC.
- Byoung Min JIN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20240296091
- Publication date Sep 5, 2024
- DENSO CORPORATION
- TETSURO TAKIZAWA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VICTIM CACHE WITH WRITE MISS MERGING
- Publication number 20240296129
- Publication date Sep 5, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
VICTIM CACHE THAT SUPPORTS DRAINING WRITE-MISS ENTRIES
- Publication number 20240264952
- Publication date Aug 8, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen BHORIA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHODS AND APPARATUS TO REDUCE READ-MODIFY-WRITE CYCLES FOR NON-AL...
- Publication number 20240232100
- Publication date Jul 11, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING

Multiuser, multiprocessor, multiprocessing cache systems

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Adaptable data caching mechanism for in-memory cluster computing

Sparse optimizations for a matrix accelerator architecture

Write merging on stores with different privilege levels

Dynamic instantiation and management of virtual caching appliances

Apparatus and method for adjusting cache allocated for read look ahead

Hybrid victim cache and write miss buffer with fence operation

Methods and apparatus for multi-banked victim cache with dual datapath

Atomic compare and swap in a coherent cache system

Aggressive write flush scheme for a victim cache

Methods and apparatus to reduce bank pressure using aggressive writ...

High performance interconnect

Architecture for block sparse operations on a systolic array

Fully pipelined read-modify-write support

High performance interconnect

Scalable data access system and methods of eliminating controller b...

Methods and apparatus for allocation in a victim cache system

Storage device and method of operating the same

Methods and apparatus for read-modify-write support in multi-banked...

Victim cache with dynamic allocation of entries

Atomic operations and histogram operations in a cache pipeline

Methods and apparatus for eviction in dual datapath victim cache sy...

Tiered caching of data in a storage system

Methods and apparatus to facilitate read-modify-write support in a...

CPU cache flushing to persistent memory

Memory page manager

Multi-tenant caching service in a hosted computing environment

Social network account assisted service registration

Multi-core processor and storage device

Victim cache with write miss merging

Victim cache that supports draining write-miss entries

Patents Applicationslast 30 patents

ARCHITECTURE FOR BLOCK SPARSE OPERATIONS ON A SYSTOLIC ARRAY

MANAGING A SYSTEM LEVEL CACHE

AGGRESSIVE WRITE FLUSH SCHEME FOR A VICTIM CACHE

SYSTEMS, METHODS, AND APPARATUS FOR A CACHE DIRECTORY FOR A MULTI-L...

PROCESSOR WITH HIGH-CAPACITY LAST-LEVEL CACHE

SCALABLE DATA ACCESS SYSTEM AND METHODS OF ELIMINATING CONTROLLER B...

ATOMIC COMPARE AND SWAP IN A COHERENT CACHE SYSTEM

METHODS AND APPARATUS FOR ALLOCATION IN A VICTIM CACHE SYSTEM

ARCHITECTURE FOR BLOCK SPARSE OPERATIONS ON A SYSTOLIC ARRAY

FULLY PIPELINED READ-MODIFY-WRITE SUPPORT

DATA PROCESSING METHOD AND APPARATUS, ELECTRONIC DEVICE, AND STORAG...

METHODS AND APPARATUS TO REDUCE BANK PRESSURE USING AGGRESSIVE WRIT...

ELECTRONIC DEVICE, MEMORY DEVICE, AND OPERATING METHOD OF MEMORY DE...

METHODS AND APPARATUS FOR READ-MODIFY-WRITE SUPPORT IN MULTI-BANKED...

VICTIM CACHE WITH DYNAMIC ALLOCATION OF ENTRIES

ATOMIC OPERATIONS AND HISTOGRAM OPERATIONS IN A CACHE PIPELINE

Social Network Account Assisted Service Registration

METHODS AND APPARATUS FOR EVICTION IN DUAL DATAPATH VICTIM CACHE SY...

Cache Control Instructions Using Object Lifetime Information

DUAL CACHE ARCHITECTURE AND LOGICAL-TO-PHYSICAL MAPPING FOR A ZONED...

CPU CACHE FLUSHING TO PERSISTENT MEMORY

METHODS AND APPARATUS TO FACILITATE READ-MODIFY-WRITE SUPPORT IN A...

Page Pool Descriptor Cache

MULTI-CHIPLET MODULE SYSTEM, METHOD AND DEVICE

VARIABLE MODULATION SCHEME FOR MEMORY DEVICE ACCESS OR OPERATION

APPARATUS AND METHOD FOR ADJUSTING CACHE ALLOCATED FOR READ LOOK AHEAD

SEMICONDUCTOR MEMORY DEVICE

VICTIM CACHE WITH WRITE MISS MERGING

VICTIM CACHE THAT SUPPORTS DRAINING WRITE-MISS ENTRIES

METHODS AND APPARATUS TO REDUCE READ-MODIFY-WRITE CYCLES FOR NON-AL...