Pass transistors

Industry

CPC
G06F2207/4816

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F2207/00Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled

Current Industry

G06F2207/4816Pass transistors

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
CSA 5-3 compressor circuit and carry-save adder circuit using same
- Patent number 8,032,819
- Issue date Oct 4, 2011
- Fujitsu Limited
- Kazuhiro Abe
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Arithmetic structures for programmable logic devices
- Patent number 7,185,035
- Issue date Feb 27, 2007
- Altera Corporation
- David Lewis
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Energy economized pass-transistor logic circuit and full adder usin...
- Patent number 6,121,797
- Issue date Sep 19, 2000
- Samsung Electronics Co., Ltd.
- Min-Kyu Song
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Conditional sum adder using pass-transistor logic and integrated ci...
- Patent number 6,012,079
- Issue date Jan 4, 2000
- Samsung Electronics, Co., Ltd.
- Min-Kyu Song
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Arithmetic processing
- Patent number 5,978,827
- Issue date Nov 2, 1999
- Canon Kabushiki Kaisha
- Takeshi Ichikawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Digital adder
- Patent number 5,909,386
- Issue date Jun 1, 1999
- Kabushiki Kaisha Toshiba
- Mikio Shiraishi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Low-power high performance adder
- Patent number 5,732,008
- Issue date Mar 24, 1998
- The University of Waterloo
- Issam S. Abu-Khater
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High speed, low power pipelined logic circuit
- Patent number 5,568,069
- Issue date Oct 22, 1996
- Hughes Aircraft Company
- Lap-Wai Chow
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
1-bit adder and multiplier containing a 1-bit adder
- Patent number 5,515,309
- Issue date May 7, 1996
- Thomson Consumer Electronics S.A.
- Joseph C. Y. Fong
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Circuit for adding multiple-bit binary numbers
- Patent number 5,500,813
- Issue date Mar 19, 1996
- Samsung Electronics Co., Ltd.
- Sang-won Song
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Transmission gate logic design method
- Patent number 5,200,907
- Issue date Apr 6, 1993
- Dzung J. Tran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Optoelectric ripple carry adder
- Patent number 5,045,681
- Issue date Sep 3, 1991
- The Boeing Company
- Steven E. Elrod
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Transmission gate multiplexer (TGM) logic circuits and multiplier a...
- Patent number 5,040,139
- Issue date Aug 13, 1991
- Dzung J. Tran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Full adder with short signal propagation path
- Patent number 4,999,804
- Issue date Mar 12, 1991
- NEC Corporation
- Tomoji Nukiyama
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Circuitry for complementing binary numbers
- Patent number 4,709,226
- Issue date Nov 24, 1987
- RCA Corporation
- Lauren A. Christopher
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
CMOS full adder circuit
- Patent number 4,689,763
- Issue date Aug 25, 1987
- Advanced Micro Devices, Inc.
- Sheng Fang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Combinational logic structure using PASS transistors
- Patent number 4,622,648
- Issue date Nov 11, 1986
- American Microsystems, Inc.
- Sterling R. Whitaker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Combinational logic structure using PASS transistors
- Patent number 4,566,064
- Issue date Jan 21, 1986
- American Microsystems, Inc.
- Sterling Whitaker
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Parallel counter and application to binary adders
- Patent number 4,488,253
- Issue date Dec 11, 1984
- ITT Industries, Inc.
- Claude P. H. Lerouge
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Full adder/subtractor circuit employing exclusive OR logic
- Patent number 4,071,905
- Issue date Jan 31, 1978
- Nippon Electric Co., Ltd.
- Tetsuji Oguchi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
3602705
- Patent number 3,602,705
- Issue date Aug 31, 1971
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
CSA 5-3 compressor circuit and carry-save adder circuit using same
- Publication number 20080052611
- Publication date Feb 28, 2008
- FUJITSU LIMITED
- Kazuhiro Abe
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Unified multiplier triple-expansion scheme and extra regular compac...
- Publication number 20040172439
- Publication date Sep 2, 2004
- THE RESEARCH FOUNDATION OF STATE UNIVERSITY OF NEW YORK
- Rong Lin
- G06 - COMPUTING CALCULATING COUNTING

Pass transistors

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

CSA 5-3 compressor circuit and carry-save adder circuit using same

Arithmetic structures for programmable logic devices

Energy economized pass-transistor logic circuit and full adder usin...

Conditional sum adder using pass-transistor logic and integrated ci...

Arithmetic processing

Digital adder

Low-power high performance adder

High speed, low power pipelined logic circuit

1-bit adder and multiplier containing a 1-bit adder

Circuit for adding multiple-bit binary numbers

Transmission gate logic design method

Optoelectric ripple carry adder

Transmission gate multiplexer (TGM) logic circuits and multiplier a...

Full adder with short signal propagation path

Circuitry for complementing binary numbers

CMOS full adder circuit

Combinational logic structure using PASS transistors

Combinational logic structure using PASS transistors

Parallel counter and application to binary adders

Full adder/subtractor circuit employing exclusive OR logic

3602705

Patents Applicationslast 30 patents

CSA 5-3 compressor circuit and carry-save adder circuit using same

Unified multiplier triple-expansion scheme and extra regular compac...