Performance modes

Industry

CPC
Y02B60/1214

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

YGENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS Y02Climate change prevention Y02BINDEXING SCHEME RELATING TO CLIMATE CHANGE MITIGATION TECHNOLOGIES RELATED TO BUILDINGS Y02B60/00Information and communication technologies [ICT] aiming at the reduction of own energy use

Current Industry

Y02B60/1214Performance modes

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Heterogeneity within a processor core
- Patent number 9,639,363
- Issue date May 2, 2017
- The Regents of the University of Michigan
- Andrew Lukefahr
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Programmable address-based write-through cache control
- Patent number 9,575,901
- Issue date Feb 21, 2017
- Texas Instruments Incorporated
- Raguram Damodaran
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Performance and power improvement on DMA writes to level two combin...
- Patent number 9,298,643
- Issue date Mar 29, 2016
- Texas Instruments Incorporated
- Jonathan (Son) Hung Tran
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Level one data cache line lock and enhanced snoop protocol during c...
- Patent number 9,268,708
- Issue date Feb 23, 2016
- Texas Instruments Incorporated
- Raguram Damodaran
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
System, method and apparatus for handling power limit restrictions...
- Patent number 9,235,665
- Issue date Jan 12, 2016
- SanDisk Technologies Inc.
- Konstantin Stelmakh
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Thermal power budget allocation for maximum user experience
- Patent number 9,229,503
- Issue date Jan 5, 2016
- QUALCOMM Incorporated
- Hee Jun Park
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Transaction info bypass for nodes coupled to an interconnect fabric
- Patent number 9,195,610
- Issue date Nov 24, 2015
- Texas Instruments Incorporated
- Dheera Balasubramanian
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Programmable address-based write-through cache control
- Patent number 9,189,331
- Issue date Nov 17, 2015
- Texas Instruments Incorporated
- Raguram Damodaran
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Memory attribute sharing between differing cache levels of multilev...
- Patent number 9,183,084
- Issue date Nov 10, 2015
- Texas Instruments Incorporated
- Raguram Damodaran
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Bi-modal power delivery scheme for an integrated circuit comprising...
- Patent number 9,134,777
- Issue date Sep 15, 2015
- QUALCOMM Incorporated
- Yeshwant Nagaraj Kolla
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Managing bandwidth allocation in a processing node using distribute...
- Patent number 9,075,743
- Issue date Jul 7, 2015
- Texas Instruments Incorporated
- Raguram Damodaran
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Performance and power improvement on DMA writes to level two combin...
- Patent number 9,075,744
- Issue date Jul 7, 2015
- Texas Instruments Incorporated
- Jonathan (Son) Hung Tran
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Power management for systems on a chip
- Patent number 8,892,921
- Issue date Nov 18, 2014
- International Business Machines Corporation
- Chen-Yong Cher
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Enhanced pipelining and multi-buffer architecture for level two cac...
- Patent number 8,732,398
- Issue date May 20, 2014
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Configurable source based/requestor based error detection and corre...
- Patent number 8,707,127
- Issue date Apr 22, 2014
- Texas Instruments Incorporated
- Jonathan (Son) Hung Tran
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Cache pre-allocation of ways for pipelined allocate requests
- Patent number 8,683,137
- Issue date Mar 25, 2014
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Programmable mapping of external requestors to privilege classes fo...
- Patent number 8,683,115
- Issue date Mar 25, 2014
- Texas Instruments Incorporated
- Dheera Balasubramanian
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Apparatus and method for power control of a central processing unit...
- Patent number 8,661,276
- Issue date Feb 25, 2014
- Samsung Electronics Co., Ltd.
- Ji-Hwan Park
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Efficient level two memory banking to improve performance for multi...
- Patent number 8,661,199
- Issue date Feb 25, 2014
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Optimizing tag forwarding in a two level cache system from level on...
- Patent number 8,656,105
- Issue date Feb 18, 2014
- Texas Instruments Incorporated
- Raguram Damodaran
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Computer system and control method thereof capable of changing perf...
- Patent number 8,621,474
- Issue date Dec 31, 2013
- Samsung Electronics Co., Ltd.
- Kyoung-youl Kim
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Dynamic power and performance calibration of data processing systems
- Patent number 8,612,793
- Issue date Dec 17, 2013
- International Business Machines Corporation
- Andreas Bieswanger
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Efficient cache allocation by optimizing size and order of allocate...
- Patent number 8,607,000
- Issue date Dec 10, 2013
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Integer and half clock step division digital variable clock divider
- Patent number 8,598,932
- Issue date Dec 3, 2013
- Texas Instruments Incorporated
- Ramakrishnan Venkatasubramanian
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Priority based exception mechanism for multi-level cache controller
- Patent number 8,560,896
- Issue date Oct 15, 2013
- Texas Instruments Incorporated
- Joseph Raymond Michael Zbiciak
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Closed loop adaptive voltage scaling
- Patent number 8,547,164
- Issue date Oct 1, 2013
- Texas Instruments Incorporated
- Jose Luis Flores
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Dynamic power and performance calibration of data processing systems
- Patent number 8,533,512
- Issue date Sep 10, 2013
- International Business Machines Corporation
- Malcolm Scott Allen-Ware
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Integer and half clock step division digital variable clock divider
- Patent number 8,532,247
- Issue date Sep 10, 2013
- Texas Instruments Incorporated
- Ramakrishnan Venkatasubramanian
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...
Information Patent Grant
Method for determining switching of sleep mode, computer program pr...
- Patent number 8,453,001
- Issue date May 28, 2013
- Industrial Technology Research Institute
- Yi-Hsuan Fan
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Power management for systems on a chip
- Patent number 8,312,305
- Issue date Nov 13, 2012
- International Business Machines Corporation
- Chen Yong Cher
- Y02 - TECHNOLOGIES OR APPLICATIONS FOR MITIGATION OR ADAPTATION AGAINST CLIMA...

Patents Applicationslast 30 patents

Information Patent Application
POWER STATE TRANSITION ANALYSIS
- Publication number 20160328002
- Publication date Nov 10, 2016
- Intel Corporation
- Robert P. Knight
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Tracking Non-Native Content in Caches
- Publication number 20140156941
- Publication date Jun 5, 2014
- Advanced Micro Devices, Inc.
- Gabriel H. Loh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Thermal Power Budget Allocation for Maximum User Experience
- Publication number 20140149753
- Publication date May 29, 2014
- QUALCOMM Incorporated
- Hee Jun PARK
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM, METHOD AND APPARATUS FOR HANDLING POWER LIMIT RESTRICTIONS...
- Publication number 20140100838
- Publication date Apr 10, 2014
- SANDISK TECHNOLOGIES INC.
- Konstantin Stelmakh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COMPUTER SYSTEM AND CONTROL METHOD THEREOF CAPABLE OF CHANGING PERF...
- Publication number 20140082543
- Publication date Mar 20, 2014
- Samsung Electronics Co., Ltd.
- Kyoung-youl KIM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Bi-Modal Power Delivery Scheme for Integrated Circuits that Enables...
- Publication number 20130332748
- Publication date Dec 12, 2013
- QUALCOMM Incorporated
- Yeshwant Nagaraj Kolla
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Integer and Half Clock Step Division Digital Variable Clock Divider
- Publication number 20130243148
- Publication date Sep 19, 2013
- Ramakrishnan Venkatasubramanian
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
REAL-TIME SERVER MANAGEMENT
- Publication number 20130197895
- Publication date Aug 1, 2013
- Zhikui Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Integer and Half Clock Step Division Digital Variable Clock Divider
- Publication number 20120314833
- Publication date Dec 13, 2012
- Ramakrishnan Venkatasubramanian
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Lookahead Priority Collection to Support Priority Elevation
- Publication number 20120290755
- Publication date Nov 15, 2012
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Managing Bandwidth Allocation in a Processing Node Using Distribute...
- Publication number 20120290756
- Publication date Nov 15, 2012
- Raguram Damodaran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DYNAMIC POWER AND PERFORMANCE CALIBRATION OF DATA PROCESSING SYSTEMS
- Publication number 20120284503
- Publication date Nov 8, 2012
- International Business Machines Corporation
- Malcolm Scott Allen-Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
POWER MANAGEMENT FOR SYSTEMS ON A CHIP
- Publication number 20120284542
- Publication date Nov 8, 2012
- International Business Machines Corporation
- Chen-Yong Cher
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ENHANCED PIPELINING AND MULTI-BUFFER ARCHITECTURE FOR LEVEL TWO CAC...
- Publication number 20120260031
- Publication date Oct 11, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DYNAMIC POWER AND PERFORMANCE CALIBRATION OF DATA PROCESSING SYSTEMS
- Publication number 20120210156
- Publication date Aug 16, 2012
- International Business Machines Corporation
- Malcolm Scott Allen-Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Efficient Cache Allocation by Optimizing Size and Order of Allocate...
- Publication number 20120198160
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
NON-BLOCKING, PIPELINED WRITE ALLOCATES WITH ALLOCATE DATA MERGING...
- Publication number 20120198161
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Hazard Prevention for Data Conflicts Between Level One Data Cache L...
- Publication number 20120198162
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Programmable Address-Based Write-Through Cache Control
- Publication number 20120198164
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Raguram Damodaran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Priority Based Exception Mechanism for Multi-Level Cache Controller
- Publication number 20120198272
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Joseph Raymond Michael Zbiciak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FLOATING POINT MULTIPLIER CIRCUIT WITH OPTIMIZED ROUNDING CALCULATION
- Publication number 20120197954
- Publication date Aug 2, 2012
- Texas Instruments Incorporated
- Timothy David Anderson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Memory Attribute Sharing Between Differing Cache Levels of Multilev...
- Publication number 20120198166
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Raguram Damodaran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CONFIGURABLE SOURCE BASED/REQUESTOR BASED ERROR DETECTION AND CORRE...
- Publication number 20120198310
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Jonathan (Son) Hung Tran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Level One Data Cache Line Lock and Enhanced Snoop Protocol During C...
- Publication number 20120198163
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Raguram Damodaran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Programmable Mapping of External Requestors to Privilege Classes fo...
- Publication number 20120198192
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Dheera Balasubramanian
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Cache Pre-Allocation of Ways for Pipelined Allocate Requests
- Publication number 20120198171
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Mechanism to Update the Status of In-Flight Cache Coherence In a Mu...
- Publication number 20120198165
- Publication date Aug 2, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Raguram Damodaran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
OPTIMIZING TAG FORWARDING IN A TWO LEVEL CACHE SYSTEM FROM LEVEL ON...
- Publication number 20120191916
- Publication date Jul 26, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Distributed User Controlled Multilevel Block and Global Cache Coher...
- Publication number 20120191913
- Publication date Jul 26, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Raguram Damodaran
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PERFORMANCE AND POWER IMPROVEMENT ON DMA WRITES TO LEVEL TWO COMBIN...
- Publication number 20120191914
- Publication date Jul 26, 2012
- TEXAS INSTRUMENTS INCORPORATED
- Jonathan (Son) Hung Tran
- G06 - COMPUTING CALCULATING COUNTING

Performance modes

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Heterogeneity within a processor core

Programmable address-based write-through cache control

Performance and power improvement on DMA writes to level two combin...

Level one data cache line lock and enhanced snoop protocol during c...

System, method and apparatus for handling power limit restrictions...

Thermal power budget allocation for maximum user experience

Transaction info bypass for nodes coupled to an interconnect fabric

Programmable address-based write-through cache control

Memory attribute sharing between differing cache levels of multilev...

Bi-modal power delivery scheme for an integrated circuit comprising...

Managing bandwidth allocation in a processing node using distribute...

Performance and power improvement on DMA writes to level two combin...

Power management for systems on a chip

Enhanced pipelining and multi-buffer architecture for level two cac...

Configurable source based/requestor based error detection and corre...

Cache pre-allocation of ways for pipelined allocate requests

Programmable mapping of external requestors to privilege classes fo...

Apparatus and method for power control of a central processing unit...

Efficient level two memory banking to improve performance for multi...

Optimizing tag forwarding in a two level cache system from level on...

Computer system and control method thereof capable of changing perf...

Dynamic power and performance calibration of data processing systems

Efficient cache allocation by optimizing size and order of allocate...

Integer and half clock step division digital variable clock divider

Priority based exception mechanism for multi-level cache controller

Closed loop adaptive voltage scaling

Dynamic power and performance calibration of data processing systems

Integer and half clock step division digital variable clock divider

Method for determining switching of sleep mode, computer program pr...

Power management for systems on a chip

Patents Applicationslast 30 patents

POWER STATE TRANSITION ANALYSIS

Tracking Non-Native Content in Caches

Thermal Power Budget Allocation for Maximum User Experience

SYSTEM, METHOD AND APPARATUS FOR HANDLING POWER LIMIT RESTRICTIONS...

COMPUTER SYSTEM AND CONTROL METHOD THEREOF CAPABLE OF CHANGING PERF...

Bi-Modal Power Delivery Scheme for Integrated Circuits that Enables...

Integer and Half Clock Step Division Digital Variable Clock Divider

REAL-TIME SERVER MANAGEMENT

Integer and Half Clock Step Division Digital Variable Clock Divider

Lookahead Priority Collection to Support Priority Elevation

Managing Bandwidth Allocation in a Processing Node Using Distribute...

DYNAMIC POWER AND PERFORMANCE CALIBRATION OF DATA PROCESSING SYSTEMS

POWER MANAGEMENT FOR SYSTEMS ON A CHIP

ENHANCED PIPELINING AND MULTI-BUFFER ARCHITECTURE FOR LEVEL TWO CAC...

DYNAMIC POWER AND PERFORMANCE CALIBRATION OF DATA PROCESSING SYSTEMS

Efficient Cache Allocation by Optimizing Size and Order of Allocate...

NON-BLOCKING, PIPELINED WRITE ALLOCATES WITH ALLOCATE DATA MERGING...

Hazard Prevention for Data Conflicts Between Level One Data Cache L...

Programmable Address-Based Write-Through Cache Control

Priority Based Exception Mechanism for Multi-Level Cache Controller

FLOATING POINT MULTIPLIER CIRCUIT WITH OPTIMIZED ROUNDING CALCULATION

Memory Attribute Sharing Between Differing Cache Levels of Multilev...

CONFIGURABLE SOURCE BASED/REQUESTOR BASED ERROR DETECTION AND CORRE...

Level One Data Cache Line Lock and Enhanced Snoop Protocol During C...

Programmable Mapping of External Requestors to Privilege Classes fo...

Cache Pre-Allocation of Ways for Pipelined Allocate Requests

Mechanism to Update the Status of In-Flight Cache Coherence In a Mu...

OPTIMIZING TAG FORWARDING IN A TWO LEVEL CACHE SYSTEM FROM LEVEL ON...

Distributed User Controlled Multilevel Block and Global Cache Coher...

PERFORMANCE AND POWER IMPROVEMENT ON DMA WRITES TO LEVEL TWO COMBIN...