Preventing false-lock or pseudo-lock of the PLL