Reading or sensing circuits or methods

Industry

CPC
G11C11/2273

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C11/00Digital stores characterised by the use of particular electric or magnetic storage elements Storage elements therefor

Current Industry

G11C11/2273Reading or sensing circuits or methods

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Semiconductor device
- Patent number 12,166,123
- Issue date Dec 10, 2024
- Renesas Electronics Corporation
- Tadashi Yamaguchi
- G11 - INFORMATION STORAGE
Information Patent Grant
Storing memory array operational information in non-volatile subarrays
- Patent number 12,158,826
- Issue date Dec 3, 2024
- Micron Technology, Inc.
- Christopher John Kawamura
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Three-dimensional memory string array of thin-film ferroelectric tr...
- Patent number 12,160,996
- Issue date Dec 3, 2024
- SUNRISE MEMORY CORPORATION
- Christopher J. Petti
- G11 - INFORMATION STORAGE
Information Patent Grant
Drive strength calibration for multi-level signaling
- Patent number 12,148,502
- Issue date Nov 19, 2024
- Peter Mayer
- G11 - INFORMATION STORAGE
Information Patent Grant
PMOS threshold compensation sense amplifier for FeRAM devices
- Patent number 12,142,311
- Issue date Nov 12, 2024
- Micron Technology, Inc.
- Tong Liu
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory accessing with auto-precharge
- Patent number 12,136,448
- Issue date Nov 5, 2024
- Micron Technology, Inc.
- Shivam Swami
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array with multiplexed select lines and two transistor memor...
- Patent number 12,131,766
- Issue date Oct 29, 2024
- Micron Technology, Inc.
- Daniele Vimercati
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device with content addressable memory units
- Patent number 12,131,780
- Issue date Oct 29, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Katherine H. Chiang
- G11 - INFORMATION STORAGE
Information Patent Grant
System on chip (SOC) with processor and integrated ferroelectric me...
- Patent number 12,125,513
- Issue date Oct 22, 2024
- Seagate Technology LLC
- Jon D. Trantham
- G11 - INFORMATION STORAGE
Information Patent Grant
Neural network operation device
- Patent number 12,124,945
- Issue date Oct 22, 2024
- Institute of Microelectronics, Chinese Academy of Sciences
- Hangbing Lv
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses, systems, and methods for configurable memory
- Patent number 12,112,785
- Issue date Oct 8, 2024
- Micron Technology, Inc.
- Angelo Visconti
- G11 - INFORMATION STORAGE
Information Patent Grant
Detecting location within a network
- Patent number 12,114,225
- Issue date Oct 8, 2024
- Ivani, LLC
- John Wootton
- G01 - MEASURING TESTING
Information Patent Grant
One transistor and N memory element based memory bit-cell having st...
- Patent number 12,096,638
- Issue date Sep 17, 2024
- Kepler Computing Inc.
- Rajeev Kumar Dokania
- G11 - INFORMATION STORAGE
Information Patent Grant
Digit line voltage boosting systems and methods
- Patent number 12,094,512
- Issue date Sep 17, 2024
- Micron Technology, Inc.
- Angelo Visconti
- G11 - INFORMATION STORAGE
Information Patent Grant
Ferroelectric FET nonvolatile sense-amplifier-based flip-flop
- Patent number 12,087,344
- Issue date Sep 10, 2024
- UIF (University Industry Foundation), Yonsei University
- Seong Ook Jung
- G11 - INFORMATION STORAGE
Information Patent Grant
Ferroelectric devices and ferroelectric memory cells
- Patent number 12,080,329
- Issue date Sep 3, 2024
- Micron Technology, Inc.
- Albert Liao
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory array with compensated word line access delay
- Patent number 12,080,330
- Issue date Sep 3, 2024
- Micron Technology, Inc.
- Si Hong Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory cell sensing using two step word line enabling
- Patent number 12,073,864
- Issue date Aug 27, 2024
- Micron Technology, Inc.
- Makoto Kitagawa
- G11 - INFORMATION STORAGE
Information Patent Grant
Unbalanced programmed data states in memory
- Patent number 12,068,016
- Issue date Aug 20, 2024
- Micron Technology, Inc.
- Christophe Laurent
- G11 - INFORMATION STORAGE
Information Patent Grant
Ferroelectric memory cell access
- Patent number 12,062,389
- Issue date Aug 13, 2024
- Micron Technology, Inc.
- Umberto Di Vincenzo
- G11 - INFORMATION STORAGE
Information Patent Grant
Compute-in-memory device and method
- Patent number 12,063,786
- Issue date Aug 13, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chieh Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Bank configurable power modes
- Patent number 12,045,113
- Issue date Jul 23, 2024
- Micron Technology, Inc.
- Graziano Mirichigni
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Imprint recovery for memory cells
- Patent number 12,040,038
- Issue date Jul 16, 2024
- Micron Technology, Inc.
- Jonathan D. Harms
- G11 - INFORMATION STORAGE
Information Patent Grant
Inductive energy harvesting and signal development for a memory device
- Patent number 12,033,716
- Issue date Jul 9, 2024
- Micron Technology, Inc.
- Dmitri A. Yudanov
- G11 - INFORMATION STORAGE
Information Patent Grant
Charge-mirror based sensing for ferroelectric memory
- Patent number 12,027,192
- Issue date Jul 2, 2024
- Micron Technology, Inc.
- Xinwei Guo
- G11 - INFORMATION STORAGE
Information Patent Grant
FeFET unit cells for neuromorphic computing
- Patent number 12,026,605
- Issue date Jul 2, 2024
- International Business Machines Corporation
- Nanbo Gong
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Imprint recovery management for memory systems
- Patent number 12,019,506
- Issue date Jun 25, 2024
- Micron Technology, Inc.
- Sukneet Singh Basuta
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Device and method for performing matrix operation
- Patent number 12,009,021
- Issue date Jun 11, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Shih-Lien Linus Lu
- G11 - INFORMATION STORAGE
Information Patent Grant
Writing method and erasing method of fusion memory
- Patent number 12,002,500
- Issue date Jun 4, 2024
- Institute of Microelectronics, Chinese Academy of Sciences
- Hangbing Lv
- G11 - INFORMATION STORAGE
Information Patent Grant
Non-volatile memory cell with multiple ferroelectric memory element...
- Patent number 11,996,144
- Issue date May 28, 2024
- Seagate Technology LLC
- Jon D. Trantham
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
UNBALANCED PROGRAMMED DATA STATES IN MEMORY
- Publication number 20240412768
- Publication date Dec 12, 2024
- Micron Technology, Inc.
- Christophe Laurent
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREOF AND MEMORY SY...
- Publication number 20240407174
- Publication date Dec 5, 2024
- Yangtze Memory Technologies Co., Ltd.
- Tao Yang
- G11 - INFORMATION STORAGE
Information Patent Application
INDUCTIVE ENERGY HARVESTING AND SIGNAL DEVELOPMENT FOR A MEMORY DEVICE
- Publication number 20240404567
- Publication date Dec 5, 2024
- Micron Technology, Inc.
- Dmitri A. Yudanov
- G11 - INFORMATION STORAGE
Information Patent Application
IMPRINT RECOVERY MANAGEMENT FOR MEMORY SYSTEMS
- Publication number 20240403158
- Publication date Dec 5, 2024
- Micron Technology, Inc.
- Sukneet Singh Basuta
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
FERROELECTRIC DEVICES AND FERROELECTRIC MEMORY CELLS
- Publication number 20240395302
- Publication date Nov 28, 2024
- Micron Technology, Inc.
- Albert Liao
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY ARRAY WITH COMPENSATED WORD LINE ACCESS DELAY
- Publication number 20240395303
- Publication date Nov 28, 2024
- Micron Technology, Inc.
- Si Hong Kim
- G11 - INFORMATION STORAGE
Information Patent Application
ADJUSTING A SENSING VOLTAGE IN MEMORY
- Publication number 20240386933
- Publication date Nov 21, 2024
- Micron Technology, Inc.
- Daniele Vimercati
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE WITH CONTENT ADDRESSABLE MEMORY UNITS
- Publication number 20240386957
- Publication date Nov 21, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Katherine H. Chiang
- G11 - INFORMATION STORAGE
Information Patent Application
NON-LINEAR POLAR MATERIAL BASED MULTI-CAPACITOR BIT-CELL WITH SHARE...
- Publication number 20240379143
- Publication date Nov 14, 2024
- Kepler Computing Inc.
- Rajeev Kumar Dokania
- G11 - INFORMATION STORAGE
Information Patent Application
NON-LINEAR POLAR MATERIAL BASED MULTI-CAPACITOR BIT-CELL WITH SHARE...
- Publication number 20240379144
- Publication date Nov 14, 2024
- Kepler Computing Inc.
- Rajeev Kumar Dokania
- G11 - INFORMATION STORAGE
Information Patent Application
COMPENSATING FOR VOLTAGE OFFSET IN MEMORY
- Publication number 20240371425
- Publication date Nov 7, 2024
- Micron Technology, Inc.
- Makoto Kitagawa
- G11 - INFORMATION STORAGE
Information Patent Application
COMPUTE-IN-MEMORY DEVICE AND METHOD
- Publication number 20240365556
- Publication date Oct 31, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chieh Lee
- G11 - INFORMATION STORAGE
Information Patent Application
BANK CONFIGURABLE POWER MODES
- Publication number 20240353914
- Publication date Oct 24, 2024
- Micron Technology, Inc.
- Graziano Mirichigni
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SIGNAL DEVELOPMENT CACHING IN A MEMORY DEVICE
- Publication number 20240329885
- Publication date Oct 3, 2024
- Micron Technology, Inc.
- Dmitri A. Yudanov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DEVICES, METHODS, AND SYSTEMS FOR CALIBRATING A SENSING CAPACITOR U...
- Publication number 20240312507
- Publication date Sep 19, 2024
- Ferroelectric Memory GmbH
- Alessandro PALLUDO
- G11 - INFORMATION STORAGE
Information Patent Application
ERROR CORRECTION MEMORY DEVICE WITH FAST DATA ACCESS
- Publication number 20240303158
- Publication date Sep 12, 2024
- Micron Technology, Inc.
- Scott E. Schaefer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
EMBEDDED SEMICONDUCTOR RANDOM ACCESS MEMORY STRUCTURE AND CONTROL M...
- Publication number 20240306397
- Publication date Sep 12, 2024
- Peking University
- Qianqian HUANG
- G11 - INFORMATION STORAGE
Information Patent Application
DEVICE AND METHOD FOR PERFORMING MATRIX OPERATION
- Publication number 20240304230
- Publication date Sep 12, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Shih-Lien Linus LU
- G11 - INFORMATION STORAGE
Information Patent Application
READ BROADCAST OPERATIONS ASSOCIATED WITH A MEMORY DEVICE
- Publication number 20240281171
- Publication date Aug 22, 2024
- Micron Technology, Inc.
- Dmitri A. Yudanov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SENSING SCHEME FOR A MEMORY WITH SHARED SENSE COMPONENTS
- Publication number 20240274180
- Publication date Aug 15, 2024
- Micron Technology, Inc.
- Yuan He
- G11 - INFORMATION STORAGE
Information Patent Application
Memory Arrays, Ferroelectric Transistors, and Methods of Reading an...
- Publication number 20240265960
- Publication date Aug 8, 2024
- Micron Technology, Inc.
- Durai Vishak Nirmal Ramaswamy
- G11 - INFORMATION STORAGE
Information Patent Application
DEVICES, METHODS, AND SYSTEMS FOR CALIBRATING A READ VOLTAGE USED F...
- Publication number 20240265959
- Publication date Aug 8, 2024
- Ferroelectric Memory GmbH
- Stefano Sivero
- G11 - INFORMATION STORAGE
Information Patent Application
NON-LINEAR POLAR MATERIAL BASED MULTI-CAPACITOR HIGH DENSITY BIT-CELL
- Publication number 20240257854
- Publication date Aug 1, 2024
- Kepler Computing Inc.
- Rajeev Kumar Dokania
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY CELL SENSING ARCHITECTURE
- Publication number 20240257855
- Publication date Aug 1, 2024
- Micron Technology, Inc.
- Daniele Vimercati
- G11 - INFORMATION STORAGE
Information Patent Application
DYNAMIC ALLOCATION OF A CAPACITIVE COMPONENT IN A MEMORY DEVICE
- Publication number 20240257841
- Publication date Aug 1, 2024
- Micron Technology, Inc.
- Fuad Badrieh
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20240257856
- Publication date Aug 1, 2024
- Samsung Electronics Co., Ltd.
- Youngnam Hwang
- G11 - INFORMATION STORAGE
Information Patent Application
MITIGATING DISTURBANCE OF DIGIT LINES AT PLATE EDGES
- Publication number 20240249762
- Publication date Jul 25, 2024
- Micron Technology, Inc.
- Makoto Kitagawa
- G11 - INFORMATION STORAGE
Information Patent Application
HYBRID FeRAM/OxRAM DATA STORAGE CIRCUIT
- Publication number 20240233794
- Publication date Jul 11, 2024
- Commissariat A L'Energie Atomique et Aux Energies Alternatives
- Michele MARTEMUCCI
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY CIRCUIT AND WRITE METHOD
- Publication number 20240233795
- Publication date Jul 11, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Huan-Sheng WEI
- G11 - INFORMATION STORAGE
Information Patent Application
THRESHOLD VOLTAGE-PROGRAMMABLE FIELD EFFECT TRANSISTOR-BASED MEMORY...
- Publication number 20240221810
- Publication date Jul 4, 2024
- GLOBALFOUNDRIES U.S. Inc.
- Venkatesh P. Gopinath
- G11 - INFORMATION STORAGE

Reading or sensing circuits or methods

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Semiconductor device

Storing memory array operational information in non-volatile subarrays

Three-dimensional memory string array of thin-film ferroelectric tr...

Drive strength calibration for multi-level signaling

PMOS threshold compensation sense amplifier for FeRAM devices

Memory accessing with auto-precharge

Memory array with multiplexed select lines and two transistor memor...

Memory device with content addressable memory units

System on chip (SOC) with processor and integrated ferroelectric me...

Neural network operation device

Apparatuses, systems, and methods for configurable memory

Detecting location within a network

One transistor and N memory element based memory bit-cell having st...

Digit line voltage boosting systems and methods

Ferroelectric FET nonvolatile sense-amplifier-based flip-flop

Ferroelectric devices and ferroelectric memory cells

Memory array with compensated word line access delay

Memory cell sensing using two step word line enabling

Unbalanced programmed data states in memory

Ferroelectric memory cell access

Compute-in-memory device and method

Bank configurable power modes

Imprint recovery for memory cells

Inductive energy harvesting and signal development for a memory device

Charge-mirror based sensing for ferroelectric memory

FeFET unit cells for neuromorphic computing

Imprint recovery management for memory systems

Device and method for performing matrix operation

Writing method and erasing method of fusion memory

Non-volatile memory cell with multiple ferroelectric memory element...

Patents Applicationslast 30 patents

UNBALANCED PROGRAMMED DATA STATES IN MEMORY

SEMICONDUCTOR DEVICES AND FABRICATION METHODS THEREOF AND MEMORY SY...

INDUCTIVE ENERGY HARVESTING AND SIGNAL DEVELOPMENT FOR A MEMORY DEVICE

IMPRINT RECOVERY MANAGEMENT FOR MEMORY SYSTEMS

FERROELECTRIC DEVICES AND FERROELECTRIC MEMORY CELLS

MEMORY ARRAY WITH COMPENSATED WORD LINE ACCESS DELAY

ADJUSTING A SENSING VOLTAGE IN MEMORY

MEMORY DEVICE WITH CONTENT ADDRESSABLE MEMORY UNITS

NON-LINEAR POLAR MATERIAL BASED MULTI-CAPACITOR BIT-CELL WITH SHARE...

NON-LINEAR POLAR MATERIAL BASED MULTI-CAPACITOR BIT-CELL WITH SHARE...

COMPENSATING FOR VOLTAGE OFFSET IN MEMORY

COMPUTE-IN-MEMORY DEVICE AND METHOD

BANK CONFIGURABLE POWER MODES

SIGNAL DEVELOPMENT CACHING IN A MEMORY DEVICE

DEVICES, METHODS, AND SYSTEMS FOR CALIBRATING A SENSING CAPACITOR U...

ERROR CORRECTION MEMORY DEVICE WITH FAST DATA ACCESS

EMBEDDED SEMICONDUCTOR RANDOM ACCESS MEMORY STRUCTURE AND CONTROL M...

DEVICE AND METHOD FOR PERFORMING MATRIX OPERATION

READ BROADCAST OPERATIONS ASSOCIATED WITH A MEMORY DEVICE

SENSING SCHEME FOR A MEMORY WITH SHARED SENSE COMPONENTS

Memory Arrays, Ferroelectric Transistors, and Methods of Reading an...

DEVICES, METHODS, AND SYSTEMS FOR CALIBRATING A READ VOLTAGE USED F...

NON-LINEAR POLAR MATERIAL BASED MULTI-CAPACITOR HIGH DENSITY BIT-CELL

MEMORY CELL SENSING ARCHITECTURE

DYNAMIC ALLOCATION OF A CAPACITIVE COMPONENT IN A MEMORY DEVICE

SEMICONDUCTOR DEVICE

MITIGATING DISTURBANCE OF DIGIT LINES AT PLATE EDGES

HYBRID FeRAM/OxRAM DATA STORAGE CIRCUIT

MEMORY CIRCUIT AND WRITE METHOD

THRESHOLD VOLTAGE-PROGRAMMABLE FIELD EFFECT TRANSISTOR-BASED MEMORY...