Sensing or reading circuits Data output circuits

Industry

CPC
G11C16/26

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C16/00Erasable programmable read-only memories

Current Industry

G11C16/26Sensing or reading circuits Data output circuits

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Semiconductor memory device
- Patent number 12,170,247
- Issue date Dec 17, 2024
- Kioxia Corporation
- Tadayoshi Watanabe
- G11 - INFORMATION STORAGE
Information Patent Grant
Nonvolatile memory device including selection transistors and opera...
- Patent number 12,170,111
- Issue date Dec 17, 2024
- SK Hynix Inc.
- Hyung Jin Choi
- G11 - INFORMATION STORAGE
Information Patent Grant
Three-dimensional memory device and method for reading the same
- Patent number 12,170,114
- Issue date Dec 17, 2024
- Yangtze Memory Technologies Co., Ltd.
- Ting Cheng
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and method of operating the same
- Patent number 12,165,718
- Issue date Dec 10, 2024
- SK hynix Inc.
- Hyun Seob Shin
- G11 - INFORMATION STORAGE
Information Patent Grant
Systems and methods for performing dynamic on-chip calibration of m...
- Patent number 12,165,692
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Michele Piccardi
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,165,711
- Issue date Dec 10, 2024
- Kioxia Corporation
- Kosuke Yanagidaira
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system
- Patent number 12,165,712
- Issue date Dec 10, 2024
- Kioxia Corporation
- Tsukasa Tokutomi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method, memory controller, and memory system for reading data store...
- Patent number 12,164,377
- Issue date Dec 10, 2024
- Silicon Motion, Inc.
- Tsung-Chieh Yang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory devices using a dynamic latch to provide multiple bias voltages
- Patent number 12,165,710
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Koichi Kawai
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory
- Patent number 12,165,714
- Issue date Dec 10, 2024
- CSMC TECHNOLOGIES FAB2 CO., LTD.
- Bin Chen
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device including a control circuit and at leas...
- Patent number 12,164,772
- Issue date Dec 10, 2024
- Kioxia Corporation
- Masanobu Shirakawa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cross-temperature compensation based on media endurance in memory d...
- Patent number 12,164,783
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Hyungseok Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory cell voltage level selection
- Patent number 12,165,709
- Issue date Dec 10, 2024
- Micron Technology, Inc.
- Tingjun Xie
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device and read operation during suspension of program opera...
- Patent number 12,159,676
- Issue date Dec 3, 2024
- Yangtze Memory Technologies Co., Ltd.
- Lei Shi
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,159,678
- Issue date Dec 3, 2024
- Kioxia Corporation
- Tetsuaki Utsumi
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device
- Patent number 12,160,999
- Issue date Dec 3, 2024
- Semiconductor Energy Laboratory Co., Ltd.
- Kiyoshi Kato
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system including a non-volatile memory chip and method for c...
- Patent number 12,159,061
- Issue date Dec 3, 2024
- Kioxia Corporation
- Marie Sia
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Non-volatile semiconductor storage device
- Patent number 12,159,679
- Issue date Dec 3, 2024
- Renesas Electronics Corporation
- Junichi Suzuki
- G11 - INFORMATION STORAGE
Information Patent Grant
Systems and methods for memory operation using local word lines
- Patent number 12,159,688
- Issue date Dec 3, 2024
- Taiwan Semiconductor Manufacturing Company Limited
- Yi-Hsin Nien
- G11 - INFORMATION STORAGE
Information Patent Grant
Nonvolatile memory device including a logic circuit to control word...
- Patent number 12,159,675
- Issue date Dec 3, 2024
- Samsung Electronics Co., Ltd.
- Sung-Min Joe
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device which generates operation voltages in parallel with r...
- Patent number 12,159,677
- Issue date Dec 3, 2024
- Kioxia Corporation
- Akio Sugahara
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory programming techniques to reduce power consumption
- Patent number 12,154,635
- Issue date Nov 26, 2024
- SanDdisk Technologies LLC
- Yu-Chung Lien
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory-control circuit and method for controlling erasing operation...
- Patent number 12,154,631
- Issue date Nov 26, 2024
- Nuvoton Technology Corporation
- Tse-Yen Liu
- G11 - INFORMATION STORAGE
Information Patent Grant
Variable programming clocks during a multi- stage programming opera...
- Patent number 12,154,625
- Issue date Nov 26, 2024
- SanDisk Technologies LLC
- Sujjatul Islam
- G11 - INFORMATION STORAGE
Information Patent Grant
Method of reprogramming data in nonvolatile memory device, method o...
- Patent number 12,154,646
- Issue date Nov 26, 2024
- Samsung Electronics Co., Ltd.
- Junyeong Seok
- G11 - INFORMATION STORAGE
Information Patent Grant
Data path circuit and method
- Patent number 12,154,634
- Issue date Nov 26, 2024
- Infineon Technologies LLC
- Yoram Betser
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device with first and second sense amplifiers
- Patent number 12,148,481
- Issue date Nov 19, 2024
- Kioxia Corporation
- Kosuke Yanagidaira
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus and methods including source gates
- Patent number 12,148,474
- Issue date Nov 19, 2024
- Micron Technology, Inc.
- Akira Goda
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory sub-system scan
- Patent number 12,148,484
- Issue date Nov 19, 2024
- Micron Technology, Inc.
- Vamsi Pavan Rayaprolu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Non-volatile memory cell with single poly, floating gate extending...
- Patent number 12,148,473
- Issue date Nov 19, 2024
- STMICROELECTRONICS INTERNATIONAL N.V.
- Roberto Bregoli
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
OPTIMIZED READ CURRENT CONSUMPTION BASED ON LOWER PAGE READ INFORMA...
- Publication number 20240420771
- Publication date Dec 19, 2024
- Western Digital Technologies, Inc.
- Panni Wang
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM
- Publication number 20240420778
- Publication date Dec 19, 2024
- KIOXIA Corporation
- Tsukasa TOKUTOMI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE AND OPERATING METHOD OF THE MEMORY DEVICE
- Publication number 20240420763
- Publication date Dec 19, 2024
- SK HYNIX INC.
- Jung Shik JANG
- G11 - INFORMATION STORAGE
Information Patent Application
OPEN BLOCK DETECTION METHOD USING FOR FIRST AND SECOND TIME PERIOD...
- Publication number 20240420775
- Publication date Dec 19, 2024
- Western Digital Technologies, Inc.
- Albert Chen
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE AND METHOD OF OPERATING MEMORY DEVICE
- Publication number 20240420777
- Publication date Dec 19, 2024
- SK HYNIX INC.
- Byoung Young KIM
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY CELL, THREE-DIMENSIONAL MEMORY, AND METHOD OF OPERATING THRE...
- Publication number 20240421032
- Publication date Dec 19, 2024
- Institute of Microelectronics, Chinese Academy of Sciences
- Gang ZHANG
- G11 - INFORMATION STORAGE
Information Patent Application
NONVOLATILE SEMICONDUCTOR MEMORY DEVICE WHICH PERFORMS IMPROVED ERA...
- Publication number 20240420774
- Publication date Dec 19, 2024
- KIOXIA Corporation
- Jun NAKAI
- G11 - INFORMATION STORAGE
Information Patent Application
Low Power State Implementation in a Power Management Circuit
- Publication number 20240419237
- Publication date Dec 19, 2024
- Lodestar Licensing Group LLC
- Matthew David Rowley
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR STORAGE DEVICE
- Publication number 20240420765
- Publication date Dec 19, 2024
- KIOXIA Corporation
- Mai Shimizu
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE FOR INPUTTING AND OUTPUTTING DATA AND A MEMORY SYSTEM...
- Publication number 20240420776
- Publication date Dec 19, 2024
- SK HYNIX INC.
- Byoung Young KIM
- G11 - INFORMATION STORAGE
Information Patent Application
RESAMPLE START VOLTAGE FOR CALIBRATION IN A PROGRAM OPERATION IMPRO...
- Publication number 20240412787
- Publication date Dec 12, 2024
- Micron Technology, Inc.
- Edric Goh
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUS FOR CAPACITIVE SENSE NAND MEMORY
- Publication number 20240412790
- Publication date Dec 12, 2024
- Micron Technology, Inc.
- Yoshiaki Fukuzumi
- G11 - INFORMATION STORAGE
Information Patent Application
SIMPLIFIED OPERATIONS TO READ MEMORY CELLS COARSELY PROGRAMMED VIA...
- Publication number 20240412792
- Publication date Dec 12, 2024
- Micron Technology, Inc.
- Phong Sy Nguyen
- G11 - INFORMATION STORAGE
Information Patent Application
NON -VOLATILE MEMORY DEVICE AND OPERATION METHOD THEREOF
- Publication number 20240412789
- Publication date Dec 12, 2024
- Samsung Electronics Co., Ltd.
- Taewan Kim
- G11 - INFORMATION STORAGE
Information Patent Application
NON-VOLATILE MEMORY AND PROGRAMMING METHOD THEREOF
- Publication number 20240412793
- Publication date Dec 12, 2024
- Macronix International Co., Ltd.
- Ya-Jui Lee
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20240414913
- Publication date Dec 12, 2024
- KIOXIA Corporation
- Koichiro YAMAGUCHI
- G11 - INFORMATION STORAGE
Information Patent Application
SPARE SUBSTITUTION IN MEMORY SYSTEM
- Publication number 20240403162
- Publication date Dec 5, 2024
- Lodestar Licensing Group LLC
- Joseph Thomas Pawlowski
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE RELATED TO PERFORMING A READ OPERATION AND METHOD OF...
- Publication number 20240404599
- Publication date Dec 5, 2024
- SK HYNIX INC.
- Hyun Soo LEE
- G11 - INFORMATION STORAGE
Information Patent Application
ALTERNATING BITLINE PAGE MAPPING WITH LINEAR WORDLINE RAMPING DURIN...
- Publication number 20240404601
- Publication date Dec 5, 2024
- Micron Technology, Inc.
- Tomoharu Tanaka
- G11 - INFORMATION STORAGE
Information Patent Application
READ OPERATIONS WITH OFFSET FOR SLOW CHARGE LOSS
- Publication number 20240404610
- Publication date Dec 5, 2024
- Micron Technology, Inc.
- Kyungjin Kim
- G11 - INFORMATION STORAGE
Information Patent Application
ESTIMATING PEAK SOURCE CURRENT USING MEMORY DIE SUBSTRATE TEMPERATU...
- Publication number 20240404605
- Publication date Dec 5, 2024
- Western Digital Technologies, Inc.
- KEYUR PAYAK
- G11 - INFORMATION STORAGE
Information Patent Application
STORAGE DEVICE AND METHOD OF OPERATING THE STORAGE DEVICE
- Publication number 20240404589
- Publication date Dec 5, 2024
- SK HYNIX INC.
- Yong HAN
- G11 - INFORMATION STORAGE
Information Patent Application
IDENTIFY THE PROGRAMMING MODE OF MEMORY CELLS DURING READING OF THE...
- Publication number 20240404606
- Publication date Dec 5, 2024
- Micron Technology, Inc.
- Karthik Sarpatwari
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE
- Publication number 20240402947
- Publication date Dec 5, 2024
- KIOXIA Corporation
- Yoshikazu HARADA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
3D CELL AND ARRAY STRUCTURES
- Publication number 20240404598
- Publication date Dec 5, 2024
- NEO Semiconductor, Inc.
- Fu-Chang Hsu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DETERMINING OFFSETS FOR MEMORY READ OPERATIONS
- Publication number 20240404604
- Publication date Dec 5, 2024
- Micron Technology, Inc.
- Jie Zhou
- G11 - INFORMATION STORAGE
Information Patent Application
STORAGE DEVICE DETERMINING WHETHER DATA IS ALL ONE OR ALL ZERO BASE...
- Publication number 20240393965
- Publication date Nov 28, 2024
- SK HYNIX INC.
- Young Gyun KIM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SYSTEM AND METHOD OF CONTROLLING NONVOLATILE MEMORY
- Publication number 20240394181
- Publication date Nov 28, 2024
- KIOXIA Corporation
- Shinichi KANNO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BINARY READ-BASED FAST ALGORITHM FOR OPTIMAL READ LEVEL ACQUISITION
- Publication number 20240395334
- Publication date Nov 28, 2024
- Western Digital Technologies, Inc.
- Zhenni Wan
- G11 - INFORMATION STORAGE
Information Patent Application
NON-VOLATILE MEMORY CELL OF ARRAY STRUCTURE AND ASSOCIATED CONTROLL...
- Publication number 20240395342
- Publication date Nov 28, 2024
- EMEMORY TECHNOLOGY INC.
- Chia-Jung HSU
- G11 - INFORMATION STORAGE

Sensing or reading circuits Data output circuits

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Semiconductor memory device

Nonvolatile memory device including selection transistors and opera...

Three-dimensional memory device and method for reading the same

Memory device and method of operating the same

Systems and methods for performing dynamic on-chip calibration of m...

Semiconductor memory device

Memory system

Method, memory controller, and memory system for reading data store...

Memory devices using a dynamic latch to provide multiple bias voltages

Semiconductor memory

Semiconductor memory device including a control circuit and at leas...

Cross-temperature compensation based on media endurance in memory d...

Memory cell voltage level selection

Memory device and read operation during suspension of program opera...

Semiconductor memory device

Semiconductor device

Memory system including a non-volatile memory chip and method for c...

Non-volatile semiconductor storage device

Systems and methods for memory operation using local word lines

Nonvolatile memory device including a logic circuit to control word...

Memory device which generates operation voltages in parallel with r...

Memory programming techniques to reduce power consumption

Memory-control circuit and method for controlling erasing operation...

Variable programming clocks during a multi- stage programming opera...

Method of reprogramming data in nonvolatile memory device, method o...

Data path circuit and method

Semiconductor memory device with first and second sense amplifiers

Apparatus and methods including source gates

Memory sub-system scan

Non-volatile memory cell with single poly, floating gate extending...

Patents Applicationslast 30 patents

OPTIMIZED READ CURRENT CONSUMPTION BASED ON LOWER PAGE READ INFORMA...

MEMORY SYSTEM

MEMORY DEVICE AND OPERATING METHOD OF THE MEMORY DEVICE

OPEN BLOCK DETECTION METHOD USING FOR FIRST AND SECOND TIME PERIOD...

MEMORY DEVICE AND METHOD OF OPERATING MEMORY DEVICE

MEMORY CELL, THREE-DIMENSIONAL MEMORY, AND METHOD OF OPERATING THRE...

NONVOLATILE SEMICONDUCTOR MEMORY DEVICE WHICH PERFORMS IMPROVED ERA...

Low Power State Implementation in a Power Management Circuit

SEMICONDUCTOR STORAGE DEVICE

MEMORY DEVICE FOR INPUTTING AND OUTPUTTING DATA AND A MEMORY SYSTEM...

RESAMPLE START VOLTAGE FOR CALIBRATION IN A PROGRAM OPERATION IMPRO...

APPARATUS FOR CAPACITIVE SENSE NAND MEMORY

SIMPLIFIED OPERATIONS TO READ MEMORY CELLS COARSELY PROGRAMMED VIA...

NON -VOLATILE MEMORY DEVICE AND OPERATION METHOD THEREOF

NON-VOLATILE MEMORY AND PROGRAMMING METHOD THEREOF

SEMICONDUCTOR MEMORY DEVICE

SPARE SUBSTITUTION IN MEMORY SYSTEM

MEMORY DEVICE RELATED TO PERFORMING A READ OPERATION AND METHOD OF...

ALTERNATING BITLINE PAGE MAPPING WITH LINEAR WORDLINE RAMPING DURIN...

READ OPERATIONS WITH OFFSET FOR SLOW CHARGE LOSS

ESTIMATING PEAK SOURCE CURRENT USING MEMORY DIE SUBSTRATE TEMPERATU...

STORAGE DEVICE AND METHOD OF OPERATING THE STORAGE DEVICE

IDENTIFY THE PROGRAMMING MODE OF MEMORY CELLS DURING READING OF THE...

SEMICONDUCTOR MEMORY DEVICE

3D CELL AND ARRAY STRUCTURES

DETERMINING OFFSETS FOR MEMORY READ OPERATIONS

STORAGE DEVICE DETERMINING WHETHER DATA IS ALL ONE OR ALL ZERO BASE...

MEMORY SYSTEM AND METHOD OF CONTROLLING NONVOLATILE MEMORY

BINARY READ-BASED FAST ALGORITHM FOR OPTIMAL READ LEVEL ACQUISITION

NON-VOLATILE MEMORY CELL OF ARRAY STRUCTURE AND ASSOCIATED CONTROLL...