storing only the first and second minimum values per check node

Industry

CPC
H03M13/1122

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

HELECTRICITY H03Electronic circuits H03MCODING DECODING CODE CONVERSION IN GENERAL H03M13/00Coding, decoding or code conversion, for error detection or error correction Coding theory basic assumptions Coding bounds Error probability evaluation methods Channel models Simulation or testing of codes

Current Industry

H03M13/1122storing only the first and second minimum values per check node

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Iteration dependent bitwise bit flipping decoder
- Patent number 12,034,455
- Issue date Jul 9, 2024
- PETAIO INC.
- Naveen Kumar
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Method and apparatus for decoding data packets in communication net...
- Patent number 11,855,657
- Issue date Dec 26, 2023
- Samsung Electronics Co., Ltd.
- Tirthankar Mittra
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
LDPC decoding method
- Patent number 10,879,929
- Issue date Dec 29, 2020
- AMLOGIC (SHANGHAI) CO., LTD.
- Xiaotong Liu
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Method and apparatus of a fully-pipelined layered LDPC decoder
- Patent number 10,778,250
- Issue date Sep 15, 2020
- TensorCom, Inc.
- Bo Xia
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Hybrid scheduling and latch-based pipelines for low-density parity-...
- Patent number 10,673,461
- Issue date Jun 2, 2020
- Intel Corporation
- Chia-Hsiang Chen
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Method for controlling a check node of a NB-LDPC decoder and corres...
- Patent number 10,554,226
- Issue date Feb 4, 2020
- Universite de Bretagne Sud
- Emmanuel Boutillon
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Adjusted min-sum decoder
- Patent number 10,419,027
- Issue date Sep 17, 2019
- QUALCOMM Incorporated
- Thomas Joseph Richardson
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Method and system for LDPC decoding
- Patent number 10,374,633
- Issue date Aug 6, 2019
- MaxLinear, Inc.
- Mario Milicevic
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Reduced complexity non-binary LDPC decoding algorithm
- Patent number 10,298,261
- Issue date May 21, 2019
- Western Digital Technologies, Inc.
- Majid Nemati Anaraki
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Decoding apparatus, decoding method, and computer program product
- Patent number 10,256,838
- Issue date Apr 9, 2019
- Kabushiki Kaisha Toshiba
- Kazuaki Doi
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Method and apparatus of a fully-pipelined layered LDPC decoder
- Patent number 10,250,280
- Issue date Apr 2, 2019
- TensorCom, Inc.
- Bo Xia
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
VSS LDPC decoder with improved throughput for hard decoding
- Patent number 10,122,382
- Issue date Nov 6, 2018
- SK Hynix Inc.
- Abhiram Prabhakar
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Error correction decoding apparatus
- Patent number 10,103,750
- Issue date Oct 16, 2018
- Mitsubishi Electric Corporation
- Kenya Sugihara
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Systems and methods for interleaved coded modulation with convoluti...
- Patent number 10,084,482
- Issue date Sep 25, 2018
- Infinera Corporation
- Abdullah Karar
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Low power low-density parity-check decoding
- Patent number 9,935,654
- Issue date Apr 3, 2018
- Alcatel-Lucent USA Inc.
- Behnam Sedighi
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Decoder, minimum value selection circuit, and minimum value selecti...
- Patent number 9,838,036
- Issue date Dec 5, 2017
- Panasonic Corporation
- Hiroyuki Motozuka
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Storage device including error correction decoder and operating met...
- Patent number 9,778,979
- Issue date Oct 3, 2017
- Samsung Electronics Co., Ltd.
- Dong-Min Shin
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Low power low-density parity-check decoding
- Patent number 9,590,657
- Issue date Mar 7, 2017
- Alcatel-Lucent USA Inc.
- Behnam Sedighi
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Decoder and decoding method thereof for min-sum algorithm low densi...
- Patent number 9,391,647
- Issue date Jul 12, 2016
- Storart Technology Co., Ltd.
- Jui-Hui Hung
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Reduced complexity non-binary LDPC decoding algorithm
- Patent number 9,319,069
- Issue date Apr 19, 2016
- HGST Technologies Santa Ana, Inc.
- Majid Nemati Anaraki
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Systems and methods for skip layer data decoding
- Patent number 9,214,959
- Issue date Dec 15, 2015
- Avago Technologies General IP (Singapore) Pte. Ltd.
- Shaohua Yang
- G11 - INFORMATION STORAGE
Information Patent Grant
Low density parity check decoder
- Patent number 9,197,248
- Issue date Nov 24, 2015
- Mikamonu Group Ltd.
- Avidan Akerib
- G11 - INFORMATION STORAGE
Information Patent Grant
Low-density parity-check code decoder and decoding method
- Patent number 9,088,302
- Issue date Jul 21, 2015
- Samsung Electronics Co., Ltd.
- Ho Yang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Layered decoding architecture with reduced number of hardware buffe...
- Patent number 9,048,872
- Issue date Jun 2, 2015
- National Tsing Hua University
- Yeong-Luh Ueng
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Shift register-based layered low density parity check decoder
- Patent number 9,048,867
- Issue date Jun 2, 2015
- LSI Corporation
- Dan Liu
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Grant
Min-sum based hybrid non-binary low density parity check decoder
- Patent number 9,048,874
- Issue date Jun 2, 2015
- LSI Corporation
- Chung-Li Wang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Hardware architecture and implementation of low power layered multi...
- Patent number 9,037,938
- Issue date May 19, 2015
- Avago Technologies General IP (Singapore) Pte. Ltd.
- Lei Chen
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Systems and methods for reusing a layered decoder to yield a non-la...
- Patent number 9,009,557
- Issue date Apr 14, 2015
- LSI Corporation
- Shu Li
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Reduced complexity non-binary LDPC decoding algorithm
- Patent number 8,954,820
- Issue date Feb 10, 2015
- Stec, Inc.
- Majid Nemati Anaraki
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Grant
Systems and methods for trapping set disruption
- Patent number 8,949,696
- Issue date Feb 3, 2015
- LSI Corporation
- Chung-Li Wang
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
Iteration Dependent Bitwise Bit Flipping Decoder
- Publication number 20240088916
- Publication date Mar 14, 2024
- PetaIO Inc.
- Naveen Kumar
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
METHOD AND APPARATUS FOR DECODING DATA PACKETS IN COMMUNICATION NET...
- Publication number 20230308116
- Publication date Sep 28, 2023
- Samsung Electronics Co., Ltd.
- Tirthankar MITTRA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS OF A FULLY-PIPELINED LAYERED LDPC DECODER
- Publication number 20190222227
- Publication date Jul 18, 2019
- Tensorcom, Inc.
- Bo Xia
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
HYBRID SCHEDULING AND LATCH-BASED PIPELINES FOR LOW-DENSITY PARITY-...
- Publication number 20180351575
- Publication date Dec 6, 2018
- Intel Corporation
- Chia-Hsiang CHEN
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
METHOD FOR CONTROLLING A CHECK NODE OF A NB-LDPC DECODER AND CORRES...
- Publication number 20180131395
- Publication date May 10, 2018
- Emmanuel BOUTILLON
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Shift Register-Based Layered Low Density Parity Check Decoder
- Publication number 20140351671
- Publication date Nov 27, 2014
- LSI Corporation
- Dan Liu
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
LAYERED DECODING ARCHITECTURE WITH REDUCED NUMBER OF HARDWARE BUFFE...
- Publication number 20140281786
- Publication date Sep 18, 2014
- National Tsing-Hua University
- Yeong-Luh Ueng
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Min-Sum Based Hybrid Non-Binary Low Density Parity Check Decoder
- Publication number 20140281787
- Publication date Sep 18, 2014
- LSI Corporation
- Chung-Li Wang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Systems and Methods for Skip Layer Data Decoding
- Publication number 20140237314
- Publication date Aug 21, 2014
- LSI Corporation
- Shaohua Yang
- G11 - INFORMATION STORAGE
Information Patent Application
Systems and Methods for Trapping Set Disruption
- Publication number 20140237313
- Publication date Aug 21, 2014
- LSI Corporation
- Chung-Li Wang
- G11 - INFORMATION STORAGE
Information Patent Application
Systems and Methods for Reusing a Layered Decoder to Yield a Non-La...
- Publication number 20140208180
- Publication date Jul 24, 2014
- LSI Corporation
- Shu Li
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Hardware Architecture and Implementation of Low Power Layered Multi...
- Publication number 20140122979
- Publication date May 1, 2014
- LSI Corporation
- Lei Chen
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD AND SYSTEM FOR PROVIDING LOW DENSITY PARITY CHECK (LDPC) ENC...
- Publication number 20140101520
- Publication date Apr 10, 2014
- Hughes Network Systems, LLC
- Mustafa Eroz
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
LDPC Decoder With Fractional Local Iterations
- Publication number 20140089757
- Publication date Mar 27, 2014
- LSI Corporation
- Shaohua Yang
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
LOW-DENSITY PARITY-CHECK CODE DECODER AND DECODING METHOD
- Publication number 20130283117
- Publication date Oct 24, 2013
- Kwangwoon University Industry-Academic Collaboration Foundation
- Ho YANG
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Non-Binary LDPC Decoder with Low Latency Scheduling
- Publication number 20130212447
- Publication date Aug 15, 2013
- LSI CORPORATION
- Zongwang Li
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
REDUCED COMPLEXITY NON-BINARY LDPC DECODING ALGORITHM
- Publication number 20130212451
- Publication date Aug 15, 2013
- STEC, Inc.
- Majid NEMATI ANARAKI
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
APPARATUS AND METHOD FOR A DUAL MODE STANDARD AND LAYERED BELIEF PR...
- Publication number 20130205182
- Publication date Aug 8, 2013
- HUGHES NETWORKS SYSTEMS, LLC
- Marwan Adas
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Systems and Methods for Reduced Power Multi-Layer Data Decoding
- Publication number 20130120169
- Publication date May 16, 2013
- LSI CORPORATION
- Zongwang Li
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Multi-Level LDPC Layer Decoder
- Publication number 20130061107
- Publication date Mar 7, 2013
- LSI Corporation
- Chung-Li Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOW DENSITY PARITY CHECK DECODER
- Publication number 20120311404
- Publication date Dec 6, 2012
- MIKAMONU GROUP LTD.
- Avidan AKERIB
- G11 - INFORMATION STORAGE
Information Patent Application
OVERLAPPING SUB-MATRIX BASED LDPC (LOW DENSITY PARITY CHECK) DECODER
- Publication number 20120284583
- Publication date Nov 8, 2012
- BROADCOM CORPORATION
- Hau Thien Tran
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
Non-Concatenated FEC Codes for Ultra-High Speed Optical Transport N...
- Publication number 20120221914
- Publication date Aug 30, 2012
- Damian Alfonso Morero
- H04 - ELECTRIC COMMUNICATION TECHNIQUE
Information Patent Application
Systems and Methods for Low Density Parity Check Data Decoding
- Publication number 20110264980
- Publication date Oct 27, 2011
- LSI CORPORATION
- Zongwang Li
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
NON-BINARY LDPC CODE DECODER
- Publication number 20110252286
- Publication date Oct 13, 2011
- Shu Li
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
DECODING DEVICE, DATA COMMUNICATION APPARATUS HAVING THE DECODER DE...
- Publication number 20110219286
- Publication date Sep 8, 2011
- Norifumi Kamiya
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
METHOD AND SYSTEM FOR PROVIDING LOW DENSITY PARITY CHECK (LDPC) ENC...
- Publication number 20110202820
- Publication date Aug 18, 2011
- Hughes Network Systems, LLC
- Mustafa Eroz
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
SPLIT-ROW DECODING OF LDPC CODES
- Publication number 20110099448
- Publication date Apr 28, 2011
- TINOOSH MOHSENIN
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
DECODING METHOD AND DECODING DEVICE
- Publication number 20100325514
- Publication date Dec 23, 2010
- Kenya SUGIHARA
- H03 - BASIC ELECTRONIC CIRCUITRY
Information Patent Application
LOW-LATENCY DECODER
- Publication number 20100275088
- Publication date Oct 28, 2010
- Agere Systems Inc.
- Nils Graef
- H03 - BASIC ELECTRONIC CIRCUITRY

storing only the first and second minimum values per check node

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Iteration dependent bitwise bit flipping decoder

Method and apparatus for decoding data packets in communication net...

LDPC decoding method

Method and apparatus of a fully-pipelined layered LDPC decoder

Hybrid scheduling and latch-based pipelines for low-density parity-...

Method for controlling a check node of a NB-LDPC decoder and corres...

Adjusted min-sum decoder

Method and system for LDPC decoding

Reduced complexity non-binary LDPC decoding algorithm

Decoding apparatus, decoding method, and computer program product

Method and apparatus of a fully-pipelined layered LDPC decoder

VSS LDPC decoder with improved throughput for hard decoding

Error correction decoding apparatus

Systems and methods for interleaved coded modulation with convoluti...

Low power low-density parity-check decoding

Decoder, minimum value selection circuit, and minimum value selecti...

Storage device including error correction decoder and operating met...

Low power low-density parity-check decoding

Decoder and decoding method thereof for min-sum algorithm low densi...

Reduced complexity non-binary LDPC decoding algorithm

Systems and methods for skip layer data decoding

Low density parity check decoder

Low-density parity-check code decoder and decoding method

Layered decoding architecture with reduced number of hardware buffe...

Shift register-based layered low density parity check decoder

Min-sum based hybrid non-binary low density parity check decoder

Hardware architecture and implementation of low power layered multi...

Systems and methods for reusing a layered decoder to yield a non-la...

Reduced complexity non-binary LDPC decoding algorithm

Systems and methods for trapping set disruption

Patents Applicationslast 30 patents

Iteration Dependent Bitwise Bit Flipping Decoder

METHOD AND APPARATUS FOR DECODING DATA PACKETS IN COMMUNICATION NET...

METHOD AND APPARATUS OF A FULLY-PIPELINED LAYERED LDPC DECODER

HYBRID SCHEDULING AND LATCH-BASED PIPELINES FOR LOW-DENSITY PARITY-...

METHOD FOR CONTROLLING A CHECK NODE OF A NB-LDPC DECODER AND CORRES...

Shift Register-Based Layered Low Density Parity Check Decoder

LAYERED DECODING ARCHITECTURE WITH REDUCED NUMBER OF HARDWARE BUFFE...

Min-Sum Based Hybrid Non-Binary Low Density Parity Check Decoder

Systems and Methods for Skip Layer Data Decoding

Systems and Methods for Trapping Set Disruption

Systems and Methods for Reusing a Layered Decoder to Yield a Non-La...

Hardware Architecture and Implementation of Low Power Layered Multi...

METHOD AND SYSTEM FOR PROVIDING LOW DENSITY PARITY CHECK (LDPC) ENC...

LDPC Decoder With Fractional Local Iterations

LOW-DENSITY PARITY-CHECK CODE DECODER AND DECODING METHOD

Non-Binary LDPC Decoder with Low Latency Scheduling

REDUCED COMPLEXITY NON-BINARY LDPC DECODING ALGORITHM

APPARATUS AND METHOD FOR A DUAL MODE STANDARD AND LAYERED BELIEF PR...

Systems and Methods for Reduced Power Multi-Layer Data Decoding

Multi-Level LDPC Layer Decoder

LOW DENSITY PARITY CHECK DECODER

OVERLAPPING SUB-MATRIX BASED LDPC (LOW DENSITY PARITY CHECK) DECODER

Non-Concatenated FEC Codes for Ultra-High Speed Optical Transport N...

Systems and Methods for Low Density Parity Check Data Decoding

NON-BINARY LDPC CODE DECODER

DECODING DEVICE, DATA COMMUNICATION APPARATUS HAVING THE DECODER DE...

METHOD AND SYSTEM FOR PROVIDING LOW DENSITY PARITY CHECK (LDPC) ENC...

SPLIT-ROW DECODING OF LDPC CODES

DECODING METHOD AND DECODING DEVICE

LOW-LATENCY DECODER