Supports for storage elements, Supports for storage elements

Industry

CPC
G11C5/04

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C5/00Details of stores covered by G11C11/00

Current Industry

G11C5/04Supports for storage elements, Supports for storage elements

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Transmitting data signals on separate layers of a memory module, an...
- Patent number 12,361,978
- Issue date Jul 15, 2025
- Lodestar Licensing Group LLC
- Yogesh Sharma
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory module with battery and electronic system having the memory...
- Patent number 12,354,698
- Issue date Jul 8, 2025
- SK hynix Inc.
- Sang Kug Lym
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory component for a system-on-chip device
- Patent number 12,340,862
- Issue date Jun 24, 2025
- Alberto Troia
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory systems, modules, and methods for improved capacity
- Patent number 12,340,123
- Issue date Jun 24, 2025
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory systems and methods for improved power management
- Patent number 12,300,307
- Issue date May 13, 2025
- RAMBUS INC.
- Frederick A. Ware
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory module register access
- Patent number 12,298,842
- Issue date May 13, 2025
- RAMBUS INC.
- Thomas J. Giovannini
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System and method for providing compression attached memory module...
- Patent number 12,288,595
- Issue date Apr 29, 2025
- Dell Products L.P.
- Arnold Thomas Schnell
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device, processing system including the same a...
- Patent number 12,288,596
- Issue date Apr 29, 2025
- SK hynix Inc.
- Chang Hyun Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus with data-rate-based voltage control mechanism and method...
- Patent number 12,277,963
- Issue date Apr 15, 2025
- Gary L. Howe
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatus and method for ZQ calibration of data transmission drivin...
- Patent number 12,266,400
- Issue date Apr 1, 2025
- Electronics and Telecommunications Research Institute
- Min-Hyung Cho
- G11 - INFORMATION STORAGE
Information Patent Grant
Communicating data with stacked memory dies
- Patent number 12,265,489
- Issue date Apr 1, 2025
- Robert Nasry Hasbun
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
On-die termination of address and command signals
- Patent number 12,249,399
- Issue date Mar 11, 2025
- RAMBUS INC.
- Ian Shaeffer
- G11 - INFORMATION STORAGE
Information Patent Grant
Electronic device
- Patent number 12,249,593
- Issue date Mar 11, 2025
- Nagase & Co., Ltd.
- Yoichiro Kurita
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
DRAM assist error correction mechanism for DDR SDRAM interface
- Patent number 12,242,344
- Issue date Mar 4, 2025
- Samsung Electronics Co., Ltd.
- Dimin Niu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory system having combined high density, low bandwidth and low d...
- Patent number 12,243,575
- Issue date Mar 4, 2025
- Apple Inc.
- Sukalpa Biswas
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory module with data buffering
- Patent number 12,222,878
- Issue date Feb 11, 2025
- Netlist, Inc.
- Jefferey C. Solomon
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hybrid memory module
- Patent number 12,213,548
- Issue date Feb 4, 2025
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Layout for dual in-line memory to support 128-byte cache line proce...
- Patent number 12,211,577
- Issue date Jan 28, 2025
- Tachyum Ltd.
- Radoslav Danilak
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory buffer with data scrambling and error correction
- Patent number 12,205,669
- Issue date Jan 21, 2025
- RAMBUS INC.
- Christopher Haywood
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory system with threaded transaction support
- Patent number 12,197,731
- Issue date Jan 14, 2025
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Load reduced memory module
- Patent number 12,200,860
- Issue date Jan 14, 2025
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Computer system, memory device formed on a wafer on wafer stack in...
- Patent number 12,189,954
- Issue date Jan 7, 2025
- WHALECHIP CO., LTD.
- Kun-Hua Tsai
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
DRAM retention test method for dynamic error correction
- Patent number 12,190,974
- Issue date Jan 7, 2025
- RAMBUS INC.
- Ely Tsern
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor memory device with a three-dimensional stacked memory...
- Patent number 12,185,538
- Issue date Dec 31, 2024
- Kioxia Corporation
- Tomoo Hishida
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Buffer configurations for communications between memory dies and a...
- Patent number 12,170,127
- Issue date Dec 17, 2024
- Micron Technology, Inc.
- Sujeet V. Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor package
- Patent number 12,170,265
- Issue date Dec 17, 2024
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chao-I Wu
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device
- Patent number 12,154,649
- Issue date Nov 26, 2024
- Kioxia Corporation
- Masato Sugita
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Non-volatile memory module architecture to support memory error cor...
- Patent number 12,153,827
- Issue date Nov 26, 2024
- George Pax
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High capacity memory system using standard controller component
- Patent number 12,148,462
- Issue date Nov 19, 2024
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Training and operations with a double buffered memory topology
- Patent number 12,141,081
- Issue date Nov 12, 2024
- RAMBUS INC.
- Chi-Ming Yeung
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
APPARATUS WITH DATA-RATE-BASED VOLTAGE CONTROL MECHANISM AND METHOD...
- Publication number 20250232798
- Publication date Jul 17, 2025
- Lodestar Licensing Group LLC
- Gary L. Howe
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SYSTEM WITH THREADED TRANSACTION SUPPORT
- Publication number 20250231686
- Publication date Jul 17, 2025
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
On-Die Termination of Address and Command Signals
- Publication number 20250226015
- Publication date Jul 10, 2025
- Rambus Inc.
- Ian Shaeffer
- G11 - INFORMATION STORAGE
Information Patent Application
DRAM RETENTION TEST METHOD FOR DYNAMIC ERROR CORRECTION
- Publication number 20250201328
- Publication date Jun 19, 2025
- Rambus Inc.
- Ely Tsern
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY MODULE WITH LOCAL SYNCHRONIZATION
- Publication number 20250181504
- Publication date Jun 5, 2025
- Netlist, Inc.
- Hyun Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LOAD REDUCED MEMORY MODULE
- Publication number 20250176102
- Publication date May 29, 2025
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COMMUNICATING DATA WITH STACKED MEMORY DIES
- Publication number 20250165413
- Publication date May 22, 2025
- Lodestar Licensing Group LLC
- Robert Nasry Hasbun
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Memory System Having Combined High Density, Low Bandwidth and Low D...
- Publication number 20250157520
- Publication date May 15, 2025
- Apple Inc.
- Sukalpa Biswas
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Memory System Having Combined High Density, Low Bandwidth and Low D...
- Publication number 20250157521
- Publication date May 15, 2025
- Apple Inc.
- Sukalpa Biswas
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY MODULE WITH REDUCED READ/WRITE TURNAROUND OVERHEAD
- Publication number 20250139026
- Publication date May 1, 2025
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE COMPRISING PROGRAMMABLE COMMAND-AND-ADDRESS AND/OR DA...
- Publication number 20250131953
- Publication date Apr 24, 2025
- Rambus Inc.
- Ian Shaeffer
- G11 - INFORMATION STORAGE
Information Patent Application
MODULE MOUNTING STRUCTURE AND ELECTRONIC APPARATUS
- Publication number 20250130611
- Publication date Apr 24, 2025
- LENOVO (SINGAPORE) PTE. LTD.
- Tadashi Kosuga
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
LAYOUT FOR DUAL IN-LINE MEMORY TO SUPPORT 128-BYTE CACHE LINE PROCE...
- Publication number 20250131947
- Publication date Apr 24, 2025
- TACHYUM LTD.
- Radoslav DANILAK
- G11 - INFORMATION STORAGE
Information Patent Application
TRAINING AND OPERATIONS WITH A DOUBLE BUFFERED MEMORY TOPOLOGY
- Publication number 20250110897
- Publication date Apr 3, 2025
- Rambus Inc.
- Chi-Ming YEUNG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE WITH A THREE-DIMENSIONAL STACKED MEMORY...
- Publication number 20250098166
- Publication date Mar 20, 2025
- KIOXIA Corporation
- Tomoo HISHIDA
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
NON-VOLATILE MEMORY MODULE ARCHITECTURE TO SUPPORT MEMORY ERROR COR...
- Publication number 20250094080
- Publication date Mar 20, 2025
- Lodestar Licensing Group, LLC
- George Pax
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HIGH CAPACITY MEMORY SYSTEM USING STANDARD CONTROLLER COMPONENT
- Publication number 20250087261
- Publication date Mar 13, 2025
- Rambus Inc.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BUFFER CONFIGURATIONS FOR COMMUNICATIONS BETWEEN MEMORY DIES AND A...
- Publication number 20250078884
- Publication date Mar 6, 2025
- Micron Technology, Inc.
- Sujeet V. Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR PACKAGE
- Publication number 20250070094
- Publication date Feb 27, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Chao-I Wu
- G11 - INFORMATION STORAGE
Information Patent Application
ACCESSING ERROR STATISTICS FROM A CIRCUIT HAVING INTEGRATED ERROR C...
- Publication number 20250068516
- Publication date Feb 27, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Siva Srinivas Kothamasu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
EDGE MOUNT MEMORY CONNECTOR WITH STAGGERED FOOTPRINT PINS
- Publication number 20250063659
- Publication date Feb 20, 2025
- Intel Corporation
- Landon HANKS
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20250054521
- Publication date Feb 13, 2025
- KIOXIA Corporation
- Masato SUGITA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
On-Die Termination of Address and Command Signals
- Publication number 20250037746
- Publication date Jan 30, 2025
- Rambus Inc.
- Ian Shaeffer
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY MODULE WITH TIMING-CONTROLLED DATA BUFFERING
- Publication number 20250028660
- Publication date Jan 23, 2025
- Netlist, Inc.
- Hyun Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HIGH-THROUGHPUT LOW-LATENCY HYBRID MEMORY MODULE
- Publication number 20250021235
- Publication date Jan 16, 2025
- Rambus Inc.
- Aws Shallal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
BUFFER CIRCUIT WITH ADAPTIVE REPAIR CAPABILITY
- Publication number 20240420793
- Publication date Dec 19, 2024
- Rambus Inc.
- Scott C. Best
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY MODULE CAPABLE OF REDUCING POWER CONSUMPTION AND SEMICONDUCT...
- Publication number 20240402920
- Publication date Dec 5, 2024
- SK HYNIX INC.
- Jung Hyun KIM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-DIE MEMORY DEVICE
- Publication number 20240404580
- Publication date Dec 5, 2024
- Rambus Inc.
- Scott C. Best
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY MODULE WITH DISTRIBUTED DATA BUFFERS
- Publication number 20240394177
- Publication date Nov 28, 2024
- Netlist, Inc.
- Hyun Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM AND METHOD FOR PROVIDING COMPRESSION ATTACHED MEMORY MODULE...
- Publication number 20240379133
- Publication date Nov 14, 2024
- Dell Products L.P.
- Arnold Thomas Schnell
- G11 - INFORMATION STORAGE

Supports for storage elements, Supports for storage elements

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Transmitting data signals on separate layers of a memory module, an...

Memory module with battery and electronic system having the memory...

Memory component for a system-on-chip device

Memory systems, modules, and methods for improved capacity

Memory systems and methods for improved power management

Memory module register access

System and method for providing compression attached memory module...

Semiconductor memory device, processing system including the same a...

Apparatus with data-rate-based voltage control mechanism and method...

Apparatus and method for ZQ calibration of data transmission drivin...

Communicating data with stacked memory dies

On-die termination of address and command signals

Electronic device

DRAM assist error correction mechanism for DDR SDRAM interface

Memory system having combined high density, low bandwidth and low d...

Memory module with data buffering

Hybrid memory module

Layout for dual in-line memory to support 128-byte cache line proce...

Memory buffer with data scrambling and error correction

Memory system with threaded transaction support

Load reduced memory module

Computer system, memory device formed on a wafer on wafer stack in...

DRAM retention test method for dynamic error correction

Semiconductor memory device with a three-dimensional stacked memory...

Buffer configurations for communications between memory dies and a...

Semiconductor package

Semiconductor device

Non-volatile memory module architecture to support memory error cor...

High capacity memory system using standard controller component

Training and operations with a double buffered memory topology

Patents Applicationslast 30 patents

APPARATUS WITH DATA-RATE-BASED VOLTAGE CONTROL MECHANISM AND METHOD...

MEMORY SYSTEM WITH THREADED TRANSACTION SUPPORT

On-Die Termination of Address and Command Signals

DRAM RETENTION TEST METHOD FOR DYNAMIC ERROR CORRECTION

MEMORY MODULE WITH LOCAL SYNCHRONIZATION

LOAD REDUCED MEMORY MODULE

COMMUNICATING DATA WITH STACKED MEMORY DIES

Memory System Having Combined High Density, Low Bandwidth and Low D...

Memory System Having Combined High Density, Low Bandwidth and Low D...

MEMORY MODULE WITH REDUCED READ/WRITE TURNAROUND OVERHEAD

MEMORY DEVICE COMPRISING PROGRAMMABLE COMMAND-AND-ADDRESS AND/OR DA...

MODULE MOUNTING STRUCTURE AND ELECTRONIC APPARATUS

LAYOUT FOR DUAL IN-LINE MEMORY TO SUPPORT 128-BYTE CACHE LINE PROCE...

TRAINING AND OPERATIONS WITH A DOUBLE BUFFERED MEMORY TOPOLOGY

SEMICONDUCTOR MEMORY DEVICE WITH A THREE-DIMENSIONAL STACKED MEMORY...

NON-VOLATILE MEMORY MODULE ARCHITECTURE TO SUPPORT MEMORY ERROR COR...

HIGH CAPACITY MEMORY SYSTEM USING STANDARD CONTROLLER COMPONENT

BUFFER CONFIGURATIONS FOR COMMUNICATIONS BETWEEN MEMORY DIES AND A...

SEMICONDUCTOR PACKAGE

ACCESSING ERROR STATISTICS FROM A CIRCUIT HAVING INTEGRATED ERROR C...

EDGE MOUNT MEMORY CONNECTOR WITH STAGGERED FOOTPRINT PINS

SEMICONDUCTOR DEVICE

On-Die Termination of Address and Command Signals

MEMORY MODULE WITH TIMING-CONTROLLED DATA BUFFERING

HIGH-THROUGHPUT LOW-LATENCY HYBRID MEMORY MODULE

BUFFER CIRCUIT WITH ADAPTIVE REPAIR CAPABILITY

MEMORY MODULE CAPABLE OF REDUCING POWER CONSUMPTION AND SEMICONDUCT...

MULTI-DIE MEMORY DEVICE

MEMORY MODULE WITH DISTRIBUTED DATA BUFFERS

SYSTEM AND METHOD FOR PROVIDING COMPRESSION ATTACHED MEMORY MODULE...