Details of stores covered by G11C11/00

Industry

CPC
G11C5/00

This industry / category may be too specific. Please go to a parent level for more data

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Stacked memory chip solution with reduced package inputs/outputs (I...
- Patent number 12,340,863
- Issue date Jun 24, 2025
- Intel Corporation
- Chong J. Zhao
- G11 - INFORMATION STORAGE
Information Patent Grant
Recognition system and SRAM cell thereof
- Patent number 12,340,837
- Issue date Jun 24, 2025
- NCKU Research and Development Foundation
- Wei-Li He
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Interface level-shifter dual-rail memory architecture
- Patent number 12,340,864
- Issue date Jun 24, 2025
- Synopsys, Inc.
- Harold Pilo
- G11 - INFORMATION STORAGE
Information Patent Grant
Low power wake up for memory
- Patent number 12,340,869
- Issue date Jun 24, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Sanjeev Kumar Jain
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory module connector
- Patent number 12,341,276
- Issue date Jun 24, 2025
- Intel Corporation
- Wei Lu
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Memory component for a system-on-chip device
- Patent number 12,340,862
- Issue date Jun 24, 2025
- Alberto Troia
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory systems, modules, and methods for improved capacity
- Patent number 12,340,123
- Issue date Jun 24, 2025
- RAMBUS INC.
- Frederick A. Ware
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor structure and manufacturing method thereof and memory
- Patent number 12,342,529
- Issue date Jun 24, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Juanjuan Huang
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Grant
Memory module and memory system having the same
- Patent number 12,334,180
- Issue date Jun 17, 2025
- Samsung Electronics Co., Ltd.
- Kyudong Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Power reduction in a clock buffer of a memory module based upon mem...
- Patent number 12,334,187
- Issue date Jun 17, 2025
- Dell Products L.P.
- Isaac Q. Wang
- G11 - INFORMATION STORAGE
Information Patent Grant
Multi-element memory device with power for individual elements
- Patent number 12,332,709
- Issue date Jun 17, 2025
- RAMBUS INC.
- Deborah Lindsey Dressler
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor structure having two word lines covering part of oppo...
- Patent number 12,336,170
- Issue date Jun 17, 2025
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- Guangsu Shao
- G11 - INFORMATION STORAGE
Information Patent Grant
Method and circuit for providing auxiliary power and storage device...
- Patent number 12,334,159
- Issue date Jun 17, 2025
- Samsung Electronics Co., Ltd.
- Chunghyun Ryu
- G11 - INFORMATION STORAGE
Information Patent Grant
Techniques for testing PLP capacitors
- Patent number 12,332,710
- Issue date Jun 17, 2025
- Kioxia Corporation
- Paul Abrahams
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Power loss reduction in data storage arrays
- Patent number 12,334,146
- Issue date Jun 17, 2025
- Apple Inc.
- Vivekanandan Venugopal
- G11 - INFORMATION STORAGE
Information Patent Grant
Integrated circuit, system and method of forming the same
- Patent number 12,334,178
- Issue date Jun 17, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Yen Lin Chung
- G11 - INFORMATION STORAGE
Information Patent Grant
Cell structures and power routing for integrated circuits
- Patent number 12,334,179
- Issue date Jun 17, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Shih-Wei Peng
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor memory device
- Patent number 12,334,177
- Issue date Jun 17, 2025
- Kioxia Corporation
- Masayoshi Tagami
- G11 - INFORMATION STORAGE
Information Patent Grant
Wrong way read-before write solutions in SRAM
- Patent number 12,327,608
- Issue date Jun 10, 2025
- Advanced Micro Devices, Inc.
- Russell Schreiber
- G11 - INFORMATION STORAGE
Information Patent Grant
Apparatuses including multiple read modes and methods for same
- Patent number 12,327,609
- Issue date Jun 10, 2025
- Micron Technology, Inc.
- Theodore T. Pekny
- G11 - INFORMATION STORAGE
Information Patent Grant
Self-isolation of power-management integrated circuits of memory mo...
- Patent number 12,326,775
- Issue date Jun 10, 2025
- Intel Corporation
- Norma Bettine
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
3D flash memory module chip and method of fabricating the same
- Patent number 12,327,594
- Issue date Jun 10, 2025
- Macronix International Co., Ltd.
- Teng-Hao Yeh
- G11 - INFORMATION STORAGE
Information Patent Grant
Method and apparatus for power saving in semiconductor devices
- Patent number 12,327,601
- Issue date Jun 10, 2025
- Yangtze Memory Technologies Co., Ltd.
- Jian Luo
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods and apparatus to facilitate atomic operations in victim cache
- Patent number 12,321,284
- Issue date Jun 3, 2025
- Texas Instruments Incorporated
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Voltage generation circuit for SRAM
- Patent number 12,322,472
- Issue date Jun 3, 2025
- NXP B.V.
- Hubert Martin Bode
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device with buried gate word line drivers
- Patent number 12,322,475
- Issue date Jun 3, 2025
- SK Hynix Inc.
- Dong Hyun Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Sense amplifier with read circuit for compute-in-memory
- Patent number 12,322,435
- Issue date Jun 3, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd
- Chieh Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Nonvolatile memory devices, operating methods thereof and memory sy...
- Patent number 12,322,457
- Issue date Jun 3, 2025
- Samsung Electronics Co., Ltd.
- Sun-Il Shim
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device with current control for standby mode
- Patent number 12,322,467
- Issue date Jun 3, 2025
- Renesas Electronics Corporation
- Muneaki Tadokoro
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Systems and methods for chassis intrusion detection
- Patent number 12,321,505
- Issue date Jun 3, 2025
- Microsoft Technology Licensing, LLC
- Anand Avinash Kulkarni
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
MEMORY DEVICE PERFORMING IN-MEMORY COMPUTING AND OPERATING METHOD T...
- Publication number 20250210103
- Publication date Jun 26, 2025
- Seoul National University R&DB Foundation
- G11 - INFORMATION STORAGE
Information Patent Application
SERIES OF PARALLEL SENSING OPERATIONS FOR MULTI-LEVEL CELLS
- Publication number 20250210073
- Publication date Jun 26, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- G11 - INFORMATION STORAGE
Information Patent Application
INTEGRATED CIRCUIT DEVICE
- Publication number 20250210092
- Publication date Jun 26, 2025
- Samsung Electronics Co., Ltd.
- G11 - INFORMATION STORAGE
Information Patent Application
OPEN BLOCK DETECTION USING CURRENT CONSUMPTION PEAK DURING FOURTH T...
- Publication number 20250210113
- Publication date Jun 26, 2025
- Western Digital Technologies, Inc.
- G11 - INFORMATION STORAGE
Information Patent Application
Ferroelectric Memory Device
- Publication number 20250210070
- Publication date Jun 26, 2025
- IMEC vzw
- G11 - INFORMATION STORAGE
Information Patent Application
CROSS POINT MEMORY DEVICE
- Publication number 20250210069
- Publication date Jun 26, 2025
- IMEC vzw
- G11 - INFORMATION STORAGE
Information Patent Application
3D DRAM WITH CMOS-BETWEEN-ARRAY ARCHITECTURE
- Publication number 20250210093
- Publication date Jun 26, 2025
- IMEC vzw
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE PERFORMING IN-MEMORY COMPUTING AND OPERATING METHOD T...
- Publication number 20250210104
- Publication date Jun 26, 2025
- Seoul National University R&DB Foundation
- G11 - INFORMATION STORAGE
Information Patent Application
STACKED DRAM DEVICE AND METHOD OF MANUFACTURE
- Publication number 20250210068
- Publication date Jun 26, 2025
- Rambus Inc.
- G11 - INFORMATION STORAGE
Information Patent Application
CAPACITIVE NOISE COMPENSATION FOR A READ BITLINE IN A MACHINE MEMORY
- Publication number 20250201301
- Publication date Jun 19, 2025
- NVIDIA Corp.
- Lalit Gupta
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME
- Publication number 20250203845
- Publication date Jun 19, 2025
- Fujian Jinhua Integrated Circuit Co., Ltd.
- Li-Wei FENG
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE AND DATA STORAGE SYSTEM INCLUDING THE SAME
- Publication number 20250201280
- Publication date Jun 19, 2025
- Samsung Electronics Co., Ltd.
- Junsuk KIM
- G11 - INFORMATION STORAGE
Information Patent Application
AUTOMATIC SINGLE-USE-DEVICE VOLTAGE COMPATIBILITY
- Publication number 20250201282
- Publication date Jun 19, 2025
- Boston Scientific Scimed, Inc.
- Steven Kinio
- G11 - INFORMATION STORAGE
Information Patent Application
SYSTEM AND METHOD FOR IMPROVING SAFETY OF INTEGRATED CIRCUITS
- Publication number 20250201279
- Publication date Jun 19, 2025
- NXP B.V.
- Rishi Bhooshan
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE INCLUDING INTERNAL TRANSMISSION PATH AND STACK...
- Publication number 20250201284
- Publication date Jun 19, 2025
- SK HYNIX INC.
- Jinhyung Lee
- G11 - INFORMATION STORAGE
Information Patent Application
DRAM RETENTION TEST METHOD FOR DYNAMIC ERROR CORRECTION
- Publication number 20250201328
- Publication date Jun 19, 2025
- Rambus Inc.
- Ely Tsern
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICES WITH BACKSIDE BOOST CAPACITOR AND METHODS FOR FORMIN...
- Publication number 20250201281
- Publication date Jun 19, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Nail Etkin Can Akkaya
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES
- Publication number 20250203872
- Publication date Jun 19, 2025
- Samsung Electronics Co., Ltd.
- Yeonsook Kim
- G11 - INFORMATION STORAGE
Information Patent Application
Sub-Word Line Driver Placement For Memory Device
- Publication number 20250201297
- Publication date Jun 19, 2025
- Taiwan Semiconductor Manufacturing Company, Ltd.
- Yi-Tzu Chen
- G11 - INFORMATION STORAGE
Information Patent Application
THREE-DIMENSIONAL MEMORY DEVICE
- Publication number 20250201310
- Publication date Jun 19, 2025
- Samsung Electronics Co., Ltd.
- Namhyuk Kim
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUS, SYSTEM, AND METHOD FOR DISTRIBUTING DIE-SPECIFIC SIGNALS...
- Publication number 20250199068
- Publication date Jun 19, 2025
- ADVANCED MICRO DEVICES, INC.
- Russell Schreiber
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME
- Publication number 20250194436
- Publication date Jun 12, 2025
- UNITED MICROELECTRONICS CORP.
- Hui-Lin Wang
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR STORAGE DEVICE
- Publication number 20250191656
- Publication date Jun 12, 2025
- KIOXIA Corporation
- Hiroshi MAEJIMA
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Integrated Assemblies and Methods of Forming Integrated Assemblies
- Publication number 20250194088
- Publication date Jun 12, 2025
- Micron Technology, Inc.
- Jordan D. Greenlee
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY DEVICE
- Publication number 20250191644
- Publication date Jun 12, 2025
- Samsung Electronics Co., Ltd.
- Sang-Hoon Jung
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
MEMORY DEVICE AND METHOD OF OPERATING THE SAME
- Publication number 20250191648
- Publication date Jun 12, 2025
- Samsung Electronics Co., Ltd.
- HOON SHIN
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING SEMICONDUC...
- Publication number 20250191618
- Publication date Jun 12, 2025
- KIOXIA Corporation
- Kosei NODA
- G11 - INFORMATION STORAGE
Information Patent Application
STANDBY EXIT FOR MEMORY DIE STACK
- Publication number 20250191620
- Publication date Jun 12, 2025
- Micron Technology, Inc.
- Hari Giduturi
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
THREE-DIMENSIONAL MEMORY ARRAY AND PREPARATION METHOD THEREOF
- Publication number 20250191617
- Publication date Jun 12, 2025
- Peking University
- Yimao CAI
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND APPARATUS FOR MULTI-BANKED VICTIM CACHE WITH DUAL DATAPATH
- Publication number 20250190368
- Publication date Jun 12, 2025
- TEXAS INSTRUMENTS INCORPORATED
- Naveen Bhoria
- G06 - COMPUTING CALCULATING COUNTING

Details of stores covered by G11C11/00

Industry

Parent Industries

Current Industry

Sub Industries

Patents Grantslast 30 patents

Stacked memory chip solution with reduced package inputs/outputs (I...

Recognition system and SRAM cell thereof

Interface level-shifter dual-rail memory architecture

Low power wake up for memory

Memory module connector

Memory component for a system-on-chip device

Memory systems, modules, and methods for improved capacity

Semiconductor structure and manufacturing method thereof and memory

Memory module and memory system having the same

Power reduction in a clock buffer of a memory module based upon mem...

Multi-element memory device with power for individual elements

Semiconductor structure having two word lines covering part of oppo...

Method and circuit for providing auxiliary power and storage device...

Techniques for testing PLP capacitors

Power loss reduction in data storage arrays

Integrated circuit, system and method of forming the same

Cell structures and power routing for integrated circuits

Semiconductor memory device

Wrong way read-before write solutions in SRAM

Apparatuses including multiple read modes and methods for same

Self-isolation of power-management integrated circuits of memory mo...

3D flash memory module chip and method of fabricating the same

Method and apparatus for power saving in semiconductor devices

Methods and apparatus to facilitate atomic operations in victim cache

Voltage generation circuit for SRAM

Semiconductor device with buried gate word line drivers

Sense amplifier with read circuit for compute-in-memory

Nonvolatile memory devices, operating methods thereof and memory sy...

Semiconductor device with current control for standby mode

Systems and methods for chassis intrusion detection

Patents Applicationslast 30 patents

MEMORY DEVICE PERFORMING IN-MEMORY COMPUTING AND OPERATING METHOD T...

SERIES OF PARALLEL SENSING OPERATIONS FOR MULTI-LEVEL CELLS

INTEGRATED CIRCUIT DEVICE

OPEN BLOCK DETECTION USING CURRENT CONSUMPTION PEAK DURING FOURTH T...

Ferroelectric Memory Device

CROSS POINT MEMORY DEVICE

3D DRAM WITH CMOS-BETWEEN-ARRAY ARCHITECTURE

MEMORY DEVICE PERFORMING IN-MEMORY COMPUTING AND OPERATING METHOD T...

STACKED DRAM DEVICE AND METHOD OF MANUFACTURE

CAPACITIVE NOISE COMPENSATION FOR A READ BITLINE IN A MACHINE MEMORY

SEMICONDUCTOR DEVICE AND METHOD OF FORMING THE SAME

SEMICONDUCTOR DEVICE AND DATA STORAGE SYSTEM INCLUDING THE SAME

AUTOMATIC SINGLE-USE-DEVICE VOLTAGE COMPATIBILITY

SYSTEM AND METHOD FOR IMPROVING SAFETY OF INTEGRATED CIRCUITS

SEMICONDUCTOR DEVICE INCLUDING INTERNAL TRANSMISSION PATH AND STACK...

DRAM RETENTION TEST METHOD FOR DYNAMIC ERROR CORRECTION

MEMORY DEVICES WITH BACKSIDE BOOST CAPACITOR AND METHODS FOR FORMIN...

METHOD OF MANUFACTURING SEMICONDUCTOR DEVICES

Sub-Word Line Driver Placement For Memory Device

THREE-DIMENSIONAL MEMORY DEVICE

APPARATUS, SYSTEM, AND METHOD FOR DISTRIBUTING DIE-SPECIFIC SIGNALS...

SEMICONDUCTOR DEVICE AND METHOD FOR FABRICATING THE SAME

SEMICONDUCTOR STORAGE DEVICE

Integrated Assemblies and Methods of Forming Integrated Assemblies

MEMORY DEVICE

MEMORY DEVICE AND METHOD OF OPERATING THE SAME

SEMICONDUCTOR STORAGE DEVICE AND METHOD OF MANUFACTURING SEMICONDUC...

STANDBY EXIT FOR MEMORY DIE STACK

THREE-DIMENSIONAL MEMORY ARRAY AND PREPARATION METHOD THEREOF

METHODS AND APPARATUS FOR MULTI-BANKED VICTIM CACHE WITH DUAL DATAPATH