the CMCL comprising a buffered addition circuit, i.e. the signals are buffered before addition