the CMCL comprising a buffered addition circuit, i.e. the signals are buffered before addition

Patents Grantslast 30 patents

Patents Applicationslast 30 patents