Timing of memory operations based on dummy memory elements or replica circuits