using a bus scheme (

Industry

CPC
G06F12/0831

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F12/00Accessing, addressing or allocating within memory systems or architectures

Current Industry

G06F12/0831using a bus scheme (

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Multicore shared cache operation engine
- Patent number 12,159,030
- Issue date Dec 3, 2024
- Texas Instruments Incorporated
- Kai Chirca
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Global coherence operations
- Patent number 12,141,601
- Issue date Nov 12, 2024
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Configurable cache for coherent system
- Patent number 12,141,435
- Issue date Nov 12, 2024
- Texas Instruments Incorporated
- Kai Chirca
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Machine learning sparse computation mechanism
- Patent number 12,141,891
- Issue date Nov 12, 2024
- Intel Corporation
- Eriko Nurvitadhi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache coherence shared state suppression
- Patent number 12,135,646
- Issue date Nov 5, 2024
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses, methods, and systems for dynamic bypassing of last lev...
- Patent number 12,130,739
- Issue date Oct 29, 2024
- Intel Corporation
- Ayan Mandal
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatuses and methods for a processor architecture
- Patent number 12,130,740
- Issue date Oct 29, 2024
- Intel Corporation
- Jason W. Brandt
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Computing system with direct invalidation in a hierarchical cache s...
- Patent number 12,086,065
- Issue date Sep 10, 2024
- SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.
- Weilin Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Adaptive credit-based replenishment threshold used for transaction...
- Patent number 12,079,471
- Issue date Sep 3, 2024
- Texas Instruments Incorporated
- Daniel Brad Wu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Tag update bus for updated coherence state
- Patent number 12,056,051
- Issue date Aug 6, 2024
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache management operations using streaming engine
- Patent number 12,050,914
- Issue date Jul 30, 2024
- Texas Instruments Incorporated
- Joseph Raymond Michael Zbiciak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Pseudo-random way selection
- Patent number 12,045,644
- Issue date Jul 23, 2024
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multi-level cache security
- Patent number 12,038,840
- Issue date Jul 16, 2024
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Pipeline arbitration
- Patent number 12,014,206
- Issue date Jun 18, 2024
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Scalable system on a chip
- Patent number 12,007,895
- Issue date Jun 11, 2024
- Apple Inc.
- Per H. Hammarlund
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Computing system with write-back and invalidation in a hierarchical...
- Patent number 11,971,821
- Issue date Apr 30, 2024
- SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.
- Weilin Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache systems for main and speculative threads of processors
- Patent number 11,954,493
- Issue date Apr 9, 2024
- Micron Technology, Inc.
- Steven Jeffrey Wallach
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Scalable cache coherency protocol
- Patent number 11,947,457
- Issue date Apr 2, 2024
- Apple Inc.
- James Vash
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Handling memory requests
- Patent number 11,941,430
- Issue date Mar 26, 2024
- Imagination Technologies Limited
- Mark Landers
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Scalable system on a chip
- Patent number 11,934,313
- Issue date Mar 19, 2024
- Apple Inc.
- Per H. Hammarlund
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for providing coherence data for use when impl...
- Patent number 11,934,307
- Issue date Mar 19, 2024
- ARM Limited
- Joshua Randall
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data coherency manager with mapping between physical and virtual ad...
- Patent number 11,914,514
- Issue date Feb 27, 2024
- Imagination Technologies Limited
- Martin John Robinson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Controller with caching and non-caching modes
- Patent number 11,907,753
- Issue date Feb 20, 2024
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Multi-processor bridge with cache allocate awareness
- Patent number 11,907,528
- Issue date Feb 20, 2024
- Texas Instruments Incorporated
- Kai Chirca
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Remap address space controller
- Patent number 11,886,349
- Issue date Jan 30, 2024
- NXP USA, INC.
- Roderick Lee Dorris
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Scalable cache coherency protocol
- Patent number 11,868,258
- Issue date Jan 9, 2024
- Apple Inc.
- James Vash
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Network device using cache techniques to process control signals
- Patent number 11,868,282
- Issue date Jan 9, 2024
- MARVELL ASIA PTE. LTD.
- Bradley Sonksen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for programming data into flash memory incorpo...
- Patent number 11,860,775
- Issue date Jan 2, 2024
- Silicon Motion, Inc.
- Shen-Ting Chiu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Electronic device
- Patent number 11,864,476
- Issue date Jan 2, 2024
- SK Hynix Inc.
- Byung Jick Cho
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for managing data bias in a graphics processin...
- Patent number 11,847,719
- Issue date Dec 19, 2023
- Intel Corporation
- Joydeep Ray
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
DYNAMIC EXTENSION AND DE-ALLOCATION OF CACHE COHERENCE SNOOP FILTER...
- Publication number 20240427703
- Publication date Dec 26, 2024
- Microsoft Technology Licensing, LLC
- Eric Francis ROBINSON
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Scalable System on a Chip
- Publication number 20240411695
- Publication date Dec 12, 2024
- Apple Inc.
- Per H. Hammarlund
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD, DEVICE AND STORAGE MEDIUM FOR REQUEST PROCESSING UNDER MIXE...
- Publication number 20240385964
- Publication date Nov 21, 2024
- HEXIN Technologies (Suzhou) Co., Ltd.
- Yangfan LIU
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE MANAGEMENT OPERATIONS USING STREAMING ENGINE
- Publication number 20240385840
- Publication date Nov 21, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Joseph Raymond Michael Zbiciak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Scalable System on a Chip
- Publication number 20240370371
- Publication date Nov 7, 2024
- Apple Inc.
- Per H. Hammarlund
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PSEUDO-RANDOM WAY SELECTION
- Publication number 20240345868
- Publication date Oct 17, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TAG UPDATE BUS FOR UPDATED COHERENCE STATE
- Publication number 20240345956
- Publication date Oct 17, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS, METHODS, AND APPARATUS FOR COMPUTATIONAL DEVICE COMMUNICAT...
- Publication number 20240338315
- Publication date Oct 10, 2024
- Samsung Electronics Co., Ltd.
- Changho CHOI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-LEVEL CACHE SECURITY
- Publication number 20240320154
- Publication date Sep 26, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
PIPELINE ARBITRATION
- Publication number 20240281278
- Publication date Aug 22, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Scalable Cache Coherency Protocol
- Publication number 20240273024
- Publication date Aug 15, 2024
- Apple Inc.
- James Vash
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE SYSTEMS FOR MAIN AND SPECULATIVE THREADS OF PROCESSORS
- Publication number 20240264840
- Publication date Aug 8, 2024
- Micron Technology, Inc.
- Steven Jeffrey Wallach
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SNOOP FILTER FOR LARGE CACHE USING HASH TECHNIQUE WITH OPTIMAL REFR...
- Publication number 20240202124
- Publication date Jun 20, 2024
- Intel Corporation
- Israel Diamand
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTI-PROCESSOR BRIDGE WITH CACHE ALLOCATE AWARENESS
- Publication number 20240184446
- Publication date Jun 6, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Kai CHIRCA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
AN EFFICIENT AND SCALABLE ARCHITECTURE AND METHOD FOR ISOGENY-BASED...
- Publication number 20240184699
- Publication date Jun 6, 2024
- PQSecure Technologies, LLC
- Rami El Khatib
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD FOR MANAGING DATA BIAS IN A GRAPHICS PROCESSIN...
- Publication number 20240177264
- Publication date May 30, 2024
- Intel Corporation
- Joydeep Ray
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CONTROLLER WITH CACHING AND NON-CACHING MODES
- Publication number 20240152385
- Publication date May 9, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE SIZE CHANGE
- Publication number 20240095169
- Publication date Mar 21, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DELAYED SNOOP FOR IMPROVED MULTI-PROCESS FALSE SHARING PARALLEL THR...
- Publication number 20240086065
- Publication date Mar 14, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Kai CHIRCA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MACHINE LEARNING SPARSE COMPUTATION MECHANISM
- Publication number 20240078629
- Publication date Mar 7, 2024
- Intel Corporation
- Eriko Nurvitadhi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SHARED MEMORY FOR INTELLIGENT NETWORK INTERFACE CARDS
- Publication number 20240045814
- Publication date Feb 8, 2024
- Intel Corporation
- Francesc Guim Bernat
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HARDWARE COHERENCE SIGNALING PROTOCOL
- Publication number 20240045803
- Publication date Feb 8, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Software Assisted Hardware Offloading Cache Using FPGA
- Publication number 20240037037
- Publication date Feb 1, 2024
- Krishna Kumar Simmadhari Ramadass
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HIGH PERFORMANCE INTERCONNECT
- Publication number 20240012772
- Publication date Jan 11, 2024
- Intel Corporation
- Robert J. Safranek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MERGING DATA FOR WRITE ALLOCATE
- Publication number 20240004694
- Publication date Jan 4, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SHADOW CACHES FOR LEVEL 2 CACHE CONTROLLER
- Publication number 20240004793
- Publication date Jan 4, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COHERENCY CONTROL
- Publication number 20240004796
- Publication date Jan 4, 2024
- ARM Limited
- Andrew David TUNE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MULTICORE SHARED CACHE OPERATION ENGINE
- Publication number 20230418469
- Publication date Dec 28, 2023
- TEXAS INSTRUMENTS INCORPORATED
- Kai Chirca
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
GLOBAL COHERENCE OPERATIONS
- Publication number 20230409376
- Publication date Dec 21, 2023
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Memory Interface Having Multiple Snoop Processors
- Publication number 20230393983
- Publication date Dec 7, 2023
- Imagination Technologies Limited
- Martin John Robinson
- G06 - COMPUTING CALCULATING COUNTING

using a bus scheme (

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Multicore shared cache operation engine

Global coherence operations

Configurable cache for coherent system

Machine learning sparse computation mechanism

Cache coherence shared state suppression

Apparatuses, methods, and systems for dynamic bypassing of last lev...

Apparatuses and methods for a processor architecture

Computing system with direct invalidation in a hierarchical cache s...

Adaptive credit-based replenishment threshold used for transaction...

Tag update bus for updated coherence state

Cache management operations using streaming engine

Pseudo-random way selection

Multi-level cache security

Pipeline arbitration

Scalable system on a chip

Computing system with write-back and invalidation in a hierarchical...

Cache systems for main and speculative threads of processors

Scalable cache coherency protocol

Handling memory requests

Scalable system on a chip

Apparatus and method for providing coherence data for use when impl...

Data coherency manager with mapping between physical and virtual ad...

Controller with caching and non-caching modes

Multi-processor bridge with cache allocate awareness

Remap address space controller

Scalable cache coherency protocol

Network device using cache techniques to process control signals

Method and apparatus for programming data into flash memory incorpo...

Electronic device

Apparatus and method for managing data bias in a graphics processin...

Patents Applicationslast 30 patents

DYNAMIC EXTENSION AND DE-ALLOCATION OF CACHE COHERENCE SNOOP FILTER...

Scalable System on a Chip

METHOD, DEVICE AND STORAGE MEDIUM FOR REQUEST PROCESSING UNDER MIXE...

CACHE MANAGEMENT OPERATIONS USING STREAMING ENGINE

Scalable System on a Chip

PSEUDO-RANDOM WAY SELECTION

TAG UPDATE BUS FOR UPDATED COHERENCE STATE

SYSTEMS, METHODS, AND APPARATUS FOR COMPUTATIONAL DEVICE COMMUNICAT...

MULTI-LEVEL CACHE SECURITY

PIPELINE ARBITRATION

Scalable Cache Coherency Protocol

CACHE SYSTEMS FOR MAIN AND SPECULATIVE THREADS OF PROCESSORS

SNOOP FILTER FOR LARGE CACHE USING HASH TECHNIQUE WITH OPTIMAL REFR...

MULTI-PROCESSOR BRIDGE WITH CACHE ALLOCATE AWARENESS

AN EFFICIENT AND SCALABLE ARCHITECTURE AND METHOD FOR ISOGENY-BASED...

APPARATUS AND METHOD FOR MANAGING DATA BIAS IN A GRAPHICS PROCESSIN...

CONTROLLER WITH CACHING AND NON-CACHING MODES

CACHE SIZE CHANGE

DELAYED SNOOP FOR IMPROVED MULTI-PROCESS FALSE SHARING PARALLEL THR...

MACHINE LEARNING SPARSE COMPUTATION MECHANISM

SHARED MEMORY FOR INTELLIGENT NETWORK INTERFACE CARDS

HARDWARE COHERENCE SIGNALING PROTOCOL

Software Assisted Hardware Offloading Cache Using FPGA

HIGH PERFORMANCE INTERCONNECT

MERGING DATA FOR WRITE ALLOCATE

SHADOW CACHES FOR LEVEL 2 CACHE CONTROLLER

COHERENCY CONTROL

MULTICORE SHARED CACHE OPERATION ENGINE

GLOBAL COHERENCE OPERATIONS

Memory Interface Having Multiple Snoop Processors