using a reduced amount of fuses

Industry

CPC
G11C29/812

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C29/00Checking stores for correct operation; Subsequent repair Testing stores during standby or offline operation

Current Industry

G11C29/812using a reduced amount of fuses

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Anti-fuse devices and anti-fuse units
- Patent number 11,985,818
- Issue date May 14, 2024
- Changxin Memory Technologies, Inc.
- ChihCheng Liu
- G11 - INFORMATION STORAGE
Information Patent Grant
Reduced footprint fuse circuit
- Patent number 10,984,886
- Issue date Apr 20, 2021
- Micron Technology, Inc.
- Sujeet Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Grant
Reduced footprint fuse circuit
- Patent number 10,600,498
- Issue date Mar 24, 2020
- Micron Technology, Inc.
- Sujeet Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Grant
Systems and methods for improving fuse systems in memory devices
- Patent number 10,332,609
- Issue date Jun 25, 2019
- Micron Technology, Inc.
- John E. Riley
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device
- Patent number 10,090,058
- Issue date Oct 2, 2018
- SK hynix Inc.
- Sung Soo Chi
- G11 - INFORMATION STORAGE
Information Patent Grant
Repair circuit, semiconductor apparatus and semiconductor system us...
- Patent number 10,074,444
- Issue date Sep 11, 2018
- SK hynix Inc.
- Young Hyun Baek
- G11 - INFORMATION STORAGE
Information Patent Grant
Compensation circuit and compensation method
- Patent number 9,455,051
- Issue date Sep 27, 2016
- SK hynix Inc.
- Sung Gu Lim
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory address repair without enable fuses
- Patent number 9,064,587
- Issue date Jun 23, 2015
- Micron Technology, Inc.
- Greg Blodgett
- G11 - INFORMATION STORAGE
Information Patent Grant
Methods and apparatus of stacking DRAMs
- Patent number 8,619,452
- Issue date Dec 31, 2013
- Google Inc.
- Suresh N. Rajan
- G11 - INFORMATION STORAGE
Information Patent Grant
System including memory stacks
- Patent number 8,582,339
- Issue date Nov 12, 2013
- Google Inc.
- Suresh Natarajan Rajan
- G11 - INFORMATION STORAGE
Information Patent Grant
Fuse set and semiconductor integrated circuit apparatus having the...
- Patent number 8,509,022
- Issue date Aug 13, 2013
- SK Hynix Inc.
- Jong Jin Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory address repair without enable fuses
- Patent number 8,462,570
- Issue date Jun 11, 2013
- Micron Technology, Inc.
- Greg Blodgett
- G11 - INFORMATION STORAGE
Information Patent Grant
Various methods and apparatuses for effective yield enhancement of...
- Patent number 8,359,553
- Issue date Jan 22, 2013
- Synopsys, Inc.
- Karen Aleksanyan
- G11 - INFORMATION STORAGE
Information Patent Grant
Reduction of fusible links and associated circuitry on memory dies
- Patent number 8,243,544
- Issue date Aug 14, 2012
- Micron Technology, Inc.
- Sujeet V. Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory system including multiple memory stacks
- Patent number 8,213,205
- Issue date Jul 3, 2012
- Google Inc.
- Suresh Natarajan Rajan
- G11 - INFORMATION STORAGE
Information Patent Grant
Built-in self-repairable memory
- Patent number 8,055,956
- Issue date Nov 8, 2011
- STMicroelectronics Pvt. Ltd.
- Prashant Dubey
- G11 - INFORMATION STORAGE
Information Patent Grant
Bad page marking strategy for fast readout in memory
- Patent number 7,996,736
- Issue date Aug 9, 2011
- Sandisk 3D LLC
- Aldo Bottelli
- G11 - INFORMATION STORAGE
Information Patent Grant
Method for selectively retrieving column redundancy data in memory...
- Patent number 7,966,532
- Issue date Jun 21, 2011
- SanDisk 3D, LLC
- Aldo Bottelli
- G11 - INFORMATION STORAGE
Information Patent Grant
Reduction of fusible links and associated circuitry on memory dies
- Patent number 7,952,952
- Issue date May 31, 2011
- Micron Technology, Inc.
- Sujeet V. Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Grant
Various methods and apparatuses for effective yield enhancement of...
- Patent number 7,890,900
- Issue date Feb 15, 2011
- Synopsys, Inc.
- Karen Aleksanyan
- G11 - INFORMATION STORAGE
Information Patent Grant
Redundancy program circuit and methods thereof
- Patent number 7,692,995
- Issue date Apr 6, 2010
- Samsung Electronics Co., Ltd.
- Jeong-Sik Nam
- G11 - INFORMATION STORAGE
Information Patent Grant
Fuse farm redundancy method and system
- Patent number 7,650,528
- Issue date Jan 19, 2010
- Texas Instruments Incorporated
- Mohammad Jahidur Rahman
- G11 - INFORMATION STORAGE
Information Patent Grant
Decoder based set associative repair cache systems and methods
- Patent number 7,630,258
- Issue date Dec 8, 2009
- Texas Instruments Incorporated
- John Y. Fong
- G11 - INFORMATION STORAGE
Information Patent Grant
Redundancy program circuit and methods thereof
- Patent number 7,609,580
- Issue date Oct 27, 2009
- Samsung Electronics Co., Ltd.
- Jeong-Sik Nam
- G11 - INFORMATION STORAGE
Information Patent Grant
Redundancy program circuit and methods thereof
- Patent number 7,606,090
- Issue date Oct 20, 2009
- Samsung Electronics Co., Ltd.
- Jeong-Sik Nam
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory address repair without enable fuses
- Patent number 7,606,102
- Issue date Oct 20, 2009
- Micron Technology, Inc.
- Greg Blodgett
- G11 - INFORMATION STORAGE
Information Patent Grant
Methods and apparatus of stacking DRAMs
- Patent number 7,599,205
- Issue date Oct 6, 2009
- MetaRAM, Inc.
- Suresh N. Rajan
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor integrated circuit including memory macro
- Patent number 7,577,882
- Issue date Aug 18, 2009
- Panasonic Corporation
- Marefusa Kurumada
- G11 - INFORMATION STORAGE
Information Patent Grant
Integrated electrical module with regular and redundant elements
- Patent number 7,573,761
- Issue date Aug 11, 2009
- Qimonda AG
- Peter Beer
- G11 - INFORMATION STORAGE
Information Patent Grant
Redundancy program circuit and methods thereof
- Patent number 7,477,565
- Issue date Jan 13, 2009
- Samsung Electronics Co., Ltd.
- Jeong-Sik Nam
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
ANTI-FUSE DEVICES AND ANTI-FUSE UNITS
- Publication number 20220320122
- Publication date Oct 6, 2022
- CHANGXIN MEMORY TECHNOLOGIES, INC.
- ChihCheng Liu
- G11 - INFORMATION STORAGE
Information Patent Application
REDUCED FOOTPRINT FUSE CIRCUIT
- Publication number 20200273535
- Publication date Aug 27, 2020
- Micron Technology, Inc.
- Sujeet Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Application
SYSTEMS AND METHODS FOR IMPROVING FUSE SYSTEMS IN MEMORY DEVICES
- Publication number 20190198127
- Publication date Jun 27, 2019
- Micron Technology, Inc.
- John E. Riley
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20180082754
- Publication date Mar 22, 2018
- SK HYNIX INC.
- Sung Soo CHI
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY ADDRESS REPAIR WITHOUT ENABLE FUSES
- Publication number 20130272075
- Publication date Oct 17, 2013
- Greg Blodgett
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND APPARATUS OF STACKING DRAMS
- Publication number 20130100746
- Publication date Apr 25, 2013
- Google Inc.
- Suresh N. Rajan
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND APPARATUS OF STACKING DRAMS
- Publication number 20120268982
- Publication date Oct 25, 2012
- Google Inc.
- Suresh N. Rajan
- G11 - INFORMATION STORAGE
Information Patent Application
REDUCTION OF FUSIBLE LINKS AND ASSOCIATED CIRCUITRY ON MEMORY DIES
- Publication number 20110242925
- Publication date Oct 6, 2011
- Micron Technology, Inc.
- Sujeet V. Ayyapureddi
- G11 - INFORMATION STORAGE
Information Patent Application
REDUNDANCY DATA STORAGE CIRCUIT, REDUNDANCY DATA CONTROL METHOD AND...
- Publication number 20110205819
- Publication date Aug 25, 2011
- Hynix Semiconductor Inc.
- Woo Hyun SEO
- G11 - INFORMATION STORAGE
Information Patent Application
FUSE SET AND SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS HAVING THE...
- Publication number 20110199150
- Publication date Aug 18, 2011
- Hynix Semiconductor Inc.
- Jong Jin LEE
- G11 - INFORMATION STORAGE
Information Patent Application
FUSE SET OF SEMICONDUCTOR MEMORY AND REPAIR DETERMINATION CIRCUIT U...
- Publication number 20110158013
- Publication date Jun 30, 2011
- Hynix Semiconductor Inc.
- Ki Up KIM
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD FOR SELECTIVELY RETRIEVING COLUMN REDUNDANCY DATA IN MEMORY...
- Publication number 20100107004
- Publication date Apr 29, 2010
- Aldo Bottelli
- G11 - INFORMATION STORAGE
Information Patent Application
BAD PAGE MARKING STRATEGY FOR FAST READOUT IN MEMORY
- Publication number 20100107022
- Publication date Apr 29, 2010
- Aldo Bottelli
- G11 - INFORMATION STORAGE
Information Patent Application
VARIOUS METHODS AND APPARATUSES FOR EFFECTIVE YIELD ENHANCEMENT OF...
- Publication number 20100050135
- Publication date Feb 25, 2010
- Virage Logic Corporation
- Karen Aleksanyan
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND APPARATUS OF STACKING DRAMS
- Publication number 20100020585
- Publication date Jan 28, 2010
- Suresh N. Rajan
- G11 - INFORMATION STORAGE
Information Patent Application
Memory Address Repair Without Enable Fuses
- Publication number 20100002530
- Publication date Jan 7, 2010
- Micron Technology, Inc,
- Greg Blodgett
- G11 - INFORMATION STORAGE
Information Patent Application
Redundancy program circuit and methods thereof
- Publication number 20090116297
- Publication date May 7, 2009
- SAMSUNG ELECTRONICS CO., LTD.
- Jeong-Sik Nam
- G11 - INFORMATION STORAGE
Information Patent Application
Redundancy program circuit and methods thereof
- Publication number 20090116327
- Publication date May 7, 2009
- Samsung Electronics Co. Ltd.
- Jeong-Sik Nam
- G11 - INFORMATION STORAGE
Information Patent Application
Redundancy program circuit and methods thereof
- Publication number 20090116319
- Publication date May 7, 2009
- SAMSUNG ELECTRONICS CO., LTD.
- Jeong-Sik Nam
- G11 - INFORMATION STORAGE
Information Patent Application
SELECTION METHOD OF BIT LINE REDUNDANCY REPAIR AND APPARATUS PERFOR...
- Publication number 20080316844
- Publication date Dec 25, 2008
- ELITE SEMICONDUCTOR MEMORY TECHNOLOGY Inc.
- Chung-Zen Chen
- G11 - INFORMATION STORAGE
Information Patent Application
FUSE FARM REDUNDANCY METHOD AND SYSTEM
- Publication number 20080307251
- Publication date Dec 11, 2008
- TEXAS INSTRUMENTS INCORPORATED
- Mohammad Jahidur Rahman
- G11 - INFORMATION STORAGE
Information Patent Application
Method and Apparatus for Selecting Redundant Memory Cells
- Publication number 20080192543
- Publication date Aug 14, 2008
- QIMONDA NORTH AMERICA CORP.
- Jungwon Kim
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND APPARATUS OF STACKING DRAMS
- Publication number 20080170425
- Publication date Jul 17, 2008
- Suresh N. Rajan
- G11 - INFORMATION STORAGE
Information Patent Application
Semiconductor integrated circuit including memory macro
- Publication number 20080091969
- Publication date Apr 17, 2008
- Matsushita Electric Industrial Co., Ltd.
- Marefusa Kurumada
- G11 - INFORMATION STORAGE
Information Patent Application
Reparable semiconductor memory device
- Publication number 20080068905
- Publication date Mar 20, 2008
- Dong-Min Kim
- G11 - INFORMATION STORAGE
Information Patent Application
Method and Apparatus For Repairing Defective Cell for Each Cell Sec...
- Publication number 20080072121
- Publication date Mar 20, 2008
- Seung-min Lee
- G11 - INFORMATION STORAGE
Information Patent Application
Redundancy program circuit and methods thereof
- Publication number 20080056034
- Publication date Mar 6, 2008
- SAMSUNG ELECTRONICS CO., LTD.
- Jeong-Sik Nam
- G11 - INFORMATION STORAGE
Information Patent Application
INTEGRATED ELECTRICAL MODULE WITH REGULAR AND REDUNDANT ELEMENTS
- Publication number 20070280011
- Publication date Dec 6, 2007
- Peter Beer
- G11 - INFORMATION STORAGE
Information Patent Application
FUSE LATCH CIRCUIT, SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MEMORY S...
- Publication number 20070217276
- Publication date Sep 20, 2007
- Kabushiki Kaisha Toshiba
- Yoshinori Sugisawa
- G11 - INFORMATION STORAGE
Information Patent Application
REPAIR I/O FUSE CIRCUIT OF SEMICONDUCTOR MEMORY DEVICE
- Publication number 20070165465
- Publication date Jul 19, 2007
- Hynix Semiconductor Inc.
- Seong Je Park
- G11 - INFORMATION STORAGE

using a reduced amount of fuses

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Anti-fuse devices and anti-fuse units

Reduced footprint fuse circuit

Reduced footprint fuse circuit

Systems and methods for improving fuse systems in memory devices

Semiconductor device

Repair circuit, semiconductor apparatus and semiconductor system us...

Compensation circuit and compensation method

Memory address repair without enable fuses

Methods and apparatus of stacking DRAMs

System including memory stacks

Fuse set and semiconductor integrated circuit apparatus having the...

Memory address repair without enable fuses

Various methods and apparatuses for effective yield enhancement of...

Reduction of fusible links and associated circuitry on memory dies

Memory system including multiple memory stacks

Built-in self-repairable memory

Bad page marking strategy for fast readout in memory

Method for selectively retrieving column redundancy data in memory...

Reduction of fusible links and associated circuitry on memory dies

Various methods and apparatuses for effective yield enhancement of...

Redundancy program circuit and methods thereof

Fuse farm redundancy method and system

Decoder based set associative repair cache systems and methods

Redundancy program circuit and methods thereof

Redundancy program circuit and methods thereof

Memory address repair without enable fuses

Methods and apparatus of stacking DRAMs

Semiconductor integrated circuit including memory macro

Integrated electrical module with regular and redundant elements

Redundancy program circuit and methods thereof

Patents Applicationslast 30 patents

ANTI-FUSE DEVICES AND ANTI-FUSE UNITS

REDUCED FOOTPRINT FUSE CIRCUIT

SYSTEMS AND METHODS FOR IMPROVING FUSE SYSTEMS IN MEMORY DEVICES

SEMICONDUCTOR DEVICE

MEMORY ADDRESS REPAIR WITHOUT ENABLE FUSES

METHODS AND APPARATUS OF STACKING DRAMS

METHODS AND APPARATUS OF STACKING DRAMS

REDUCTION OF FUSIBLE LINKS AND ASSOCIATED CIRCUITRY ON MEMORY DIES

REDUNDANCY DATA STORAGE CIRCUIT, REDUNDANCY DATA CONTROL METHOD AND...

FUSE SET AND SEMICONDUCTOR INTEGRATED CIRCUIT APPARATUS HAVING THE...

FUSE SET OF SEMICONDUCTOR MEMORY AND REPAIR DETERMINATION CIRCUIT U...

METHOD FOR SELECTIVELY RETRIEVING COLUMN REDUNDANCY DATA IN MEMORY...

BAD PAGE MARKING STRATEGY FOR FAST READOUT IN MEMORY

VARIOUS METHODS AND APPARATUSES FOR EFFECTIVE YIELD ENHANCEMENT OF...

METHODS AND APPARATUS OF STACKING DRAMS

Memory Address Repair Without Enable Fuses

Redundancy program circuit and methods thereof

Redundancy program circuit and methods thereof

Redundancy program circuit and methods thereof

SELECTION METHOD OF BIT LINE REDUNDANCY REPAIR AND APPARATUS PERFOR...

FUSE FARM REDUNDANCY METHOD AND SYSTEM

Method and Apparatus for Selecting Redundant Memory Cells

METHODS AND APPARATUS OF STACKING DRAMS

Semiconductor integrated circuit including memory macro

Reparable semiconductor memory device

Method and Apparatus For Repairing Defective Cell for Each Cell Sec...

Redundancy program circuit and methods thereof

INTEGRATED ELECTRICAL MODULE WITH REGULAR AND REDUNDANT ELEMENTS

FUSE LATCH CIRCUIT, SEMICONDUCTOR DEVICE AND SEMICONDUCTOR MEMORY S...

REPAIR I/O FUSE CIRCUIT OF SEMICONDUCTOR MEMORY DEVICE