using data registers of which only one stage is addressed for sequentially outputting data from a predetermined number of stages