using duplex memories

Industry

CPC
G11C29/74

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C29/00Checking stores for correct operation; Subsequent repair Testing stores during standby or offline operation

Current Industry

G11C29/74using duplex memories

Industries

Please log in for detailed analytics

Patents Grantslast 30 patents

Information Patent Grant
Redundant array of independent NAND for a three-dimensional memory...
- Patent number 11,797,383
- Issue date Oct 24, 2023
- Micron Technology, Inc.
- Jung Sheng Hoei
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method for storing data in an MLC area of a memory sy...
- Patent number 11,544,157
- Issue date Jan 3, 2023
- SK Hynix Inc.
- Young-Ho Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory with an error correction function and related memory system
- Patent number 11,494,260
- Issue date Nov 8, 2022
- Etron Technology, Inc.
- Ho-Yin Chen
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Storage device and method of operating the same
- Patent number 11,487,627
- Issue date Nov 1, 2022
- SK Hynix Inc.
- Young Kyun Shin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
3D stacked integrated circuits having functional blocks configured...
- Patent number 11,488,945
- Issue date Nov 1, 2022
- Micron Technology, Inc.
- Tony M. Brewer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Runtime cell row replacement in a memory
- Patent number 11,481,294
- Issue date Oct 25, 2022
- Intel Corporation
- Satish Muthiyalu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory dispatcher
- Patent number 11,119,695
- Issue date Sep 14, 2021
- Infineon Technologies AG
- Pedro Costa
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Reading of start-up information from different memory regions of a...
- Patent number 11,042,310
- Issue date Jun 22, 2021
- Kioxia Corporation
- Riki Suzuki
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Using dual channel memory as single channel memory with spares
- Patent number 11,037,619
- Issue date Jun 15, 2021
- International Business Machines Corporation
- Kyu-Hyoun Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Single and double chip spare
- Patent number 11,030,061
- Issue date Jun 8, 2021
- Hewlett Packard Enterprise Development LP
- Gary Gostin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
3D stacked integrated circuits having functional blocks configured...
- Patent number 10,991,684
- Issue date Apr 27, 2021
- Micron Technology, Inc.
- Tony M. Brewer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Redundant array of independent NAND for a three-dimensional memory...
- Patent number 10,936,416
- Issue date Mar 2, 2021
- Micron Technology, Inc.
- Jung Sheng Hoei
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Techniques to store data for critical chunk operations
- Patent number 10,884,941
- Issue date Jan 5, 2021
- Intel Corporation
- Bill Nale
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
3D stacked integrated circuits having functional blocks configured...
- Patent number 10,707,197
- Issue date Jul 7, 2020
- Micron Technology, Inc.
- Tony M. Brewer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Internal copy to handle NAND program fail
- Patent number 10,658,056
- Issue date May 19, 2020
- Intel Corporation
- Shankar Natarajan
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory event mitigation in redundant software installations
- Patent number 10,635,550
- Issue date Apr 28, 2020
- GE Aviation Systems LLC
- Terrell Michael Brace
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Raid data loss prevention
- Patent number 10,635,537
- Issue date Apr 28, 2020
- International Business Machines Corporation
- Matthew G. Borlick
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device with a plurality of memory banks where each memory ba...
- Patent number 10,628,316
- Issue date Apr 21, 2020
- Spin Memory, Inc.
- Neal Berger
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory device including OTP memory cell and program method thereof
- Patent number 10,615,167
- Issue date Apr 7, 2020
- Samsung Electronics Co., Ltd.
- Sang-Seok Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Storage system, computing system, and methods thereof
- Patent number 10,481,979
- Issue date Nov 19, 2019
- Intel Corporation
- Marcin Pioch
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Method and apparatus for performing data recovery in a raid storage
- Patent number 10,467,094
- Issue date Nov 5, 2019
- Samsung Electronics Co., Ltd.
- Sangwoo Kim
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Apparatus and method capable of removing duplication write of data...
- Patent number 10,460,774
- Issue date Oct 29, 2019
- SK Hynix Inc.
- Dong-Sop Lee
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Stacked memory chip device with enhanced data protection capability
- Patent number 10,459,809
- Issue date Oct 29, 2019
- Intel Corporation
- Hussein Alameer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Reading of start-up information from different memory regions of a...
- Patent number 10,437,490
- Issue date Oct 8, 2019
- TOSHIBA MEMORY CORPORATION
- Riki Suzuki
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Single and double chip space
- Patent number 10,379,971
- Issue date Aug 13, 2019
- Hewlett Packard Enterprise Development LP
- Gary Gostin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory apparatus for in-chip error correction
- Patent number 10,379,939
- Issue date Aug 13, 2019
- Samsung Electronics Co., Ltd.
- Krishna T. Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Integrated circuit and programmable device
- Patent number 10,318,376
- Issue date Jun 11, 2019
- Hitachi, Ltd.
- Hiromichi Yamada
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Optimized hopscotch multiple hash tables for efficient memory in-li...
- Patent number 10,318,434
- Issue date Jun 11, 2019
- Samsung Electronics Co., Ltd.
- Frederic Sala
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Redundant array of independent NAND for a three-dimensional memory...
- Patent number 10,318,378
- Issue date Jun 11, 2019
- Micron Technology, Inc.
- Jung Sheng Hoei
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Methods of storing and retrieving information for RRAM with multi-c...
- Patent number 10,304,532
- Issue date May 28, 2019
- Micron Technology, Inc.
- Adam Johnson
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
3D STACKED INTEGRATED CIRCUITS HAVING FUNCTIONAL BLOCKS CONFIGURED...
- Publication number 20230033072
- Publication date Feb 2, 2023
- Micron Technology, Inc.
- Tony M. Brewer
- G11 - INFORMATION STORAGE
Information Patent Application
3D STACKED INTEGRATED CIRCUITS HAVING FUNCTIONAL BLOCKS CONFIGURED...
- Publication number 20210249396
- Publication date Aug 12, 2021
- Micron Technology, Inc.
- Tony M. Brewer
- G11 - INFORMATION STORAGE
Information Patent Application
REDUNDANT ARRAY OF INDEPENDENT NAND FOR A THREE-DIMENSIONAL MEMORY...
- Publication number 20210157673
- Publication date May 27, 2021
- Micron Technology, Inc.
- Jung Sheng Hoei
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
3D STACKED INTEGRATED CIRCUITS HAVING FUNCTIONAL BLOCKS CONFIGURED...
- Publication number 20200321325
- Publication date Oct 8, 2020
- Micron Technology, Inc.
- Tony M. Brewer
- G11 - INFORMATION STORAGE
Information Patent Application
SINGLE AND DOUBLE CHIP SPARE
- Publication number 20190354447
- Publication date Nov 21, 2019
- HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP
- Gary Gostin
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
READING OF START-UP INFORMATION FROM DIFFERENT MEMORY REGIONS OF A...
- Publication number 20190332285
- Publication date Oct 31, 2019
- Toshiba Memory Corporation
- Riki SUZUKI
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
REDUNDANT ARRAY OF INDEPENDENT NAND FOR A THREE-DIMENSIONAL MEMORY...
- Publication number 20190258544
- Publication date Aug 22, 2019
- Micron Technology, Inc.
- Jung Sheng Hoei
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
INTERNAL COPY TO HANDLE NAND PROGRAM FAIL
- Publication number 20190180830
- Publication date Jun 13, 2019
- Intel Corporation
- Shankar Natarajan
- G11 - INFORMATION STORAGE
Information Patent Application
Storage Device and Data Control Method for Storage Error Control
- Publication number 20190026045
- Publication date Jan 24, 2019
- SILICON MOTION, INC.
- CHIH-MING LIN
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COLUMN REPAIR IN MEMORY
- Publication number 20180374559
- Publication date Dec 27, 2018
- Micron Technology, Inc.
- Daniel B. Penney
- G11 - INFORMATION STORAGE
Information Patent Application
RRAM, and Methods of Storing and Retrieving Information for RRAM
- Publication number 20180358095
- Publication date Dec 13, 2018
- Micron Technology, Inc.
- Adam Johnson
- G11 - INFORMATION STORAGE
Information Patent Application
OPTIMIZED HOPSCOTCH MULTIPLE HASH TABLES FOR EFFICIENT MEMORY IN-LI...
- Publication number 20180181495
- Publication date Jun 28, 2018
- Samsung Electronics Co., Ltd.
- Frederic Sala
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
RRAM, and Methods of Storing and Retrieving Information for RRAM
- Publication number 20180122475
- Publication date May 3, 2018
- Micron Technology, Inc.
- Adam Johnson
- G11 - INFORMATION STORAGE
Information Patent Application
RRAM, and Methods of Storing and Retrieving Information for RRAM
- Publication number 20180122476
- Publication date May 3, 2018
- Micron Technology, Inc.
- Adam Johnson
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY SCRUBBING IN A MIRRORED MEMORY SYSTEM TO REDUCE SYSTEM POWER...
- Publication number 20180067805
- Publication date Mar 8, 2018
- International Business Machines Corporation
- Diyanesh B. Chinnakkonda Vidyapoornachary
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY SCRUBBING IN A MIRRORED MEMORY SYSTEM TO REDUCE SYSTEM POWER...
- Publication number 20180067804
- Publication date Mar 8, 2018
- International Business Machines Corporation
- Diyanesh B. Chinnakkonda Vidyapoornachary
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
IMPEDANCE CALIBRATION CIRCUIT, AND SEMICONDUCTOR MEMORY AND MEMORY...
- Publication number 20160071616
- Publication date Mar 10, 2016
- SK HYNIX INC.
- Chun Seok JEONG
- G11 - INFORMATION STORAGE
Information Patent Application
LOGICAL UNIT OPERATION
- Publication number 20140250261
- Publication date Sep 4, 2014
- Micron Technology, Inc.
- Troy A. Manning
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TEMPORARY MIRRORING, LOGICAL SEGREGATION, AND REDUNDANT PROGRAMMING...
- Publication number 20140143479
- Publication date May 22, 2014
- Micron Technology, Inc.
- Troy A. Manning
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE, MEMORY CONTROL DEVICE, AND MEMORY CONTROL METHOD
- Publication number 20130286731
- Publication date Oct 31, 2013
- SONY CORPORATION
- Yuto Hosogaya
- G11 - INFORMATION STORAGE
Information Patent Application
LOW-VOLTAGE SEMICONDUCTOR MEMORY
- Publication number 20130223137
- Publication date Aug 29, 2013
- The New Industry Research Organization
- Masahiko Yoshimoto
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR STORAGE DEVICE
- Publication number 20130163311
- Publication date Jun 27, 2013
- Fujitsu Limited
- Yukitoshi HANAFUSA
- G11 - INFORMATION STORAGE
Information Patent Application
SECURE MEMORY WHICH REDUCES DEGRADATION OF DATA
- Publication number 20130114340
- Publication date May 9, 2013
- STMicroelectronics (Rousset) SAS
- Francois Tailliet
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TEMPORARY MIRRORING, LOGICAL SEGREGATION, AND REDUNDANT PROGRAMMING...
- Publication number 20130013981
- Publication date Jan 10, 2013
- Micron Technology, Inc.
- Troy Manning
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM AND METHOD OF RECOVERING DATA IN A FLASH STORAGE SYSTEM
- Publication number 20120324150
- Publication date Dec 20, 2012
- STEC, Inc.
- Mark Moshayedi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA PROCESSING DEVICE AND METHOD OF READING TRIMMING DATA
- Publication number 20120230132
- Publication date Sep 13, 2012
- RENESAS ELECTRONICS CORPORATION
- Yoshitaka SOMA
- G11 - INFORMATION STORAGE
Information Patent Application
NONVOLATILE SEMICONDUCTOR MEMORY AND STORAGE DEVICE
- Publication number 20120144134
- Publication date Jun 7, 2012
- Yasuyuki NIWA
- G11 - INFORMATION STORAGE
Information Patent Application
Extending Data Retention of a Data Storage Device Downhole
- Publication number 20120101731
- Publication date Apr 26, 2012
- BAKER HUGHES INCORPORATED
- Joseph C. Joseph
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
METHOD AND APPARATUS FOR SAVING AND RESTORING SOFT REPAIR DATA
- Publication number 20120054549
- Publication date Mar 1, 2012
- Bill K. Kwan
- G11 - INFORMATION STORAGE
Information Patent Application
METHOD OF STORING E-FUSE DATA IN FLASH MEMORY DEVICE
- Publication number 20110286278
- Publication date Nov 24, 2011
- Samsung Electronics Co., Ltd.
- Sang-gu KANG
- G11 - INFORMATION STORAGE

using duplex memories

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Redundant array of independent NAND for a three-dimensional memory...

Apparatus and method for storing data in an MLC area of a memory sy...

Memory with an error correction function and related memory system

Storage device and method of operating the same

3D stacked integrated circuits having functional blocks configured...

Runtime cell row replacement in a memory

Memory dispatcher

Reading of start-up information from different memory regions of a...

Using dual channel memory as single channel memory with spares

Single and double chip spare

3D stacked integrated circuits having functional blocks configured...

Redundant array of independent NAND for a three-dimensional memory...

Techniques to store data for critical chunk operations

3D stacked integrated circuits having functional blocks configured...

Internal copy to handle NAND program fail

Memory event mitigation in redundant software installations

Raid data loss prevention

Memory device with a plurality of memory banks where each memory ba...

Memory device including OTP memory cell and program method thereof

Storage system, computing system, and methods thereof

Method and apparatus for performing data recovery in a raid storage

Apparatus and method capable of removing duplication write of data...

Stacked memory chip device with enhanced data protection capability

Reading of start-up information from different memory regions of a...

Single and double chip space

Memory apparatus for in-chip error correction

Integrated circuit and programmable device

Optimized hopscotch multiple hash tables for efficient memory in-li...

Redundant array of independent NAND for a three-dimensional memory...

Methods of storing and retrieving information for RRAM with multi-c...

Patents Applicationslast 30 patents

3D STACKED INTEGRATED CIRCUITS HAVING FUNCTIONAL BLOCKS CONFIGURED...

3D STACKED INTEGRATED CIRCUITS HAVING FUNCTIONAL BLOCKS CONFIGURED...

REDUNDANT ARRAY OF INDEPENDENT NAND FOR A THREE-DIMENSIONAL MEMORY...

3D STACKED INTEGRATED CIRCUITS HAVING FUNCTIONAL BLOCKS CONFIGURED...

SINGLE AND DOUBLE CHIP SPARE

READING OF START-UP INFORMATION FROM DIFFERENT MEMORY REGIONS OF A...

REDUNDANT ARRAY OF INDEPENDENT NAND FOR A THREE-DIMENSIONAL MEMORY...

INTERNAL COPY TO HANDLE NAND PROGRAM FAIL

Storage Device and Data Control Method for Storage Error Control

COLUMN REPAIR IN MEMORY

RRAM, and Methods of Storing and Retrieving Information for RRAM

OPTIMIZED HOPSCOTCH MULTIPLE HASH TABLES FOR EFFICIENT MEMORY IN-LI...

RRAM, and Methods of Storing and Retrieving Information for RRAM

RRAM, and Methods of Storing and Retrieving Information for RRAM

MEMORY SCRUBBING IN A MIRRORED MEMORY SYSTEM TO REDUCE SYSTEM POWER...

MEMORY SCRUBBING IN A MIRRORED MEMORY SYSTEM TO REDUCE SYSTEM POWER...

IMPEDANCE CALIBRATION CIRCUIT, AND SEMICONDUCTOR MEMORY AND MEMORY...

LOGICAL UNIT OPERATION

TEMPORARY MIRRORING, LOGICAL SEGREGATION, AND REDUNDANT PROGRAMMING...

MEMORY DEVICE, MEMORY CONTROL DEVICE, AND MEMORY CONTROL METHOD

LOW-VOLTAGE SEMICONDUCTOR MEMORY

SEMICONDUCTOR STORAGE DEVICE

SECURE MEMORY WHICH REDUCES DEGRADATION OF DATA

TEMPORARY MIRRORING, LOGICAL SEGREGATION, AND REDUNDANT PROGRAMMING...

SYSTEM AND METHOD OF RECOVERING DATA IN A FLASH STORAGE SYSTEM

DATA PROCESSING DEVICE AND METHOD OF READING TRIMMING DATA

NONVOLATILE SEMICONDUCTOR MEMORY AND STORAGE DEVICE

Extending Data Retention of a Data Storage Device Downhole

METHOD AND APPARATUS FOR SAVING AND RESTORING SOFT REPAIR DATA

METHOD OF STORING E-FUSE DATA IN FLASH MEMORY DEVICE