with cache invalidating means

Industry

CPC
G06F12/0808

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G06Computing G06FELECTRICAL DIGITAL DATA PROCESSING G06F12/00Accessing, addressing or allocating within memory systems or architectures

Current Industry

G06F12/0808with cache invalidating means

Industries

Patents Grantslast 30 patents

Information Patent Grant
Translation support for a virtual cache
- Patent number 12,141,076
- Issue date Nov 12, 2024
- International Business Machines Corporation
- Markus Helms
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache systems with different address domains
- Patent number 12,135,651
- Issue date Nov 5, 2024
- ARM Limited
- Olof Henrik Uhrenholt
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache coherence shared state suppression
- Patent number 12,135,646
- Issue date Nov 5, 2024
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Elastic persistent memory regions
- Patent number 12,118,220
- Issue date Oct 15, 2024
- Micron Technology, Inc.
- Joseph H. Steinmetz
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory cache management based on storage capacity for parallel inde...
- Patent number 12,111,761
- Issue date Oct 8, 2024
- Micron Technology, Inc.
- Luca Bert
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Techniques for optimizing neural networks for memoization using val...
- Patent number 12,099,396
- Issue date Sep 24, 2024
- Think Silicon Research and Technology Single Member S.A.
- Georgios Keramidas
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Computing system with direct invalidation in a hierarchical cache s...
- Patent number 12,086,065
- Issue date Sep 10, 2024
- SHANGHAI ZHAOXIN SEMICONDUCTOR CO., LTD.
- Weilin Wang
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Unified routing and caching logic for applications utilizing a cont...
- Patent number 12,069,318
- Issue date Aug 20, 2024
- Edgio, Inc.
- Mark Brocato
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Application of a default shared state cache coherency protocol
- Patent number 12,061,552
- Issue date Aug 13, 2024
- Hewlett Packard Enterprise Development LP
- Michael Malewicki
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Technique for processing lookup requests, in a cache storage able t...
- Patent number 12,061,546
- Issue date Aug 13, 2024
- ARM Limited
- Anton Smekalov
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Tag update bus for updated coherence state
- Patent number 12,056,051
- Issue date Aug 6, 2024
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Microservice data item storage and retrieval using generation-based...
- Patent number 12,026,512
- Issue date Jul 2, 2024
- EMC IP Holding Company LLC
- Dominique Prunier
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Battery management apparatus and method
- Patent number 12,007,894
- Issue date Jun 11, 2024
- LG ENERGY SOLUTION, LTD.
- Jae-Yeon Choi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Selective distribution of translation entry invalidation requests i...
- Patent number 12,001,343
- Issue date Jun 4, 2024
- International Business Machines Corporation
- Derek E. Williams
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Weak cache line invalidation requests for speculatively executing i...
- Patent number 11,947,456
- Issue date Apr 2, 2024
- Advanced Micro Devices, Inc.
- Paul J. Moyer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data coherency manager with mapping between physical and virtual ad...
- Patent number 11,914,514
- Issue date Feb 27, 2024
- Imagination Technologies Limited
- Martin John Robinson
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Techniques for efficiently transferring data to a processor
- Patent number 11,907,717
- Issue date Feb 20, 2024
- NVIDIA Corporation
- Andrew Kerr
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory allocation buffer for reduction of heap fragmentation
- Patent number 11,899,937
- Issue date Feb 13, 2024
- Cloudera, Inc.
- Todd Lipcon
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Server recovery from a change in storage control chip
- Patent number 11,886,345
- Issue date Jan 30, 2024
- International Business Machines Corporation
- Burkhard Steinmacher-Burow
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Content cache invalidation using cache tags
- Patent number 11,880,303
- Issue date Jan 23, 2024
- Yahoo Ad Tech LLC
- Peter Cheung
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Extended cache for efficient object store access by a database
- Patent number 11,847,057
- Issue date Dec 19, 2023
- SAP SE
- Sagar Shedge
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
System with cache-coherent memory and server-linking switch
- Patent number 11,841,814
- Issue date Dec 12, 2023
- Samsung Electronics Co., Ltd.
- Krishna Teja Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Cache size change
- Patent number 11,816,032
- Issue date Nov 14, 2023
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High performance synchronization mechanisms for coordinating operat...
- Patent number 11,803,380
- Issue date Oct 31, 2023
- NVIDIA Corporation
- Olivier Giroux
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Technique for operating a cache storage to cache data associated wi...
- Patent number 11,797,454
- Issue date Oct 24, 2023
- ARM Limited
- Graeme Leslie Ingram
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Hardware coherence signaling protocol
- Patent number 11,789,868
- Issue date Oct 17, 2023
- Texas Instruments Incorporated
- Abhijeet Ashok Chachad
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Translation support for a virtual cache
- Patent number 11,775,445
- Issue date Oct 3, 2023
- International Business Machines Corporation
- Markus Helms
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Object-backed block-based distributed storage
- Patent number 11,775,569
- Issue date Oct 3, 2023
- Amazon Technologies, Inc.
- Christopher Albert Gorski
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Shared buffered memory routing
- Patent number 11,755,486
- Issue date Sep 12, 2023
- Intel Corporation
- Debendra Das Sharma
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
High performance interconnect
- Patent number 11,741,030
- Issue date Aug 29, 2023
- Intel Corporation
- Robert J. Safranek
- G06 - COMPUTING CALCULATING COUNTING

Patents Applicationslast 30 patents

Information Patent Application
TAG UPDATE BUS FOR UPDATED COHERENCE STATE
- Publication number 20240345956
- Publication date Oct 17, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEMS AND METHODS FOR COMPUTING WITH MULTIPLE NODES
- Publication number 20240311315
- Publication date Sep 19, 2024
- Samsung Electronics Co., Ltd.
- Alan GARA
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
A TECHNIQUE FOR PROCESSING LOOKUP REQUESTS, IN A CACHE STORAGE ABL...
- Publication number 20240232081
- Publication date Jul 11, 2024
- ARM Limited
- Anton SMEKALOV
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD FOR OPERATING A CACHE STORAGE
- Publication number 20240134794
- Publication date Apr 25, 2024
- ARM Limited
- Anton SMEKALOV
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE SIZE CHANGE
- Publication number 20240095169
- Publication date Mar 21, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM WITH CACHE-COHERENT MEMORY AND SERVER-LINKING SWITCH
- Publication number 20240045823
- Publication date Feb 8, 2024
- Samsung Electronics Co., Ltd.
- Krishna Teja Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HARDWARE COHERENCE SIGNALING PROTOCOL
- Publication number 20240045803
- Publication date Feb 8, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SHARED BUFFERED MEMORY ROUTING
- Publication number 20240012759
- Publication date Jan 11, 2024
- Intel Corporation
- Debendra Das Sharma
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HIGH PERFORMANCE INTERCONNECT
- Publication number 20240012772
- Publication date Jan 11, 2024
- Intel Corporation
- Robert J. Safranek
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SHADOW CACHES FOR LEVEL 2 CACHE CONTROLLER
- Publication number 20240004793
- Publication date Jan 4, 2024
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TRANSLATION SUPPORT FOR A VIRTUAL CACHE
- Publication number 20230401161
- Publication date Dec 14, 2023
- International Business Machines Corporation
- Markus Helms
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
IMPLIED DIRECTORY STATE UPDATES
- Publication number 20230367481
- Publication date Nov 16, 2023
- Intel Corporation
- Robert G. Blankenship
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HARDWARE COHERENCE FOR MEMORY CONTROLLER
- Publication number 20230333982
- Publication date Oct 19, 2023
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
ELASTIC PERSISTENT MEMORY REGIONS
- Publication number 20230297256
- Publication date Sep 21, 2023
- Micron Technology, Inc.
- Joseph H. Steinmetz
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE COHERENCE SHARED STATE SUPPRESSION
- Publication number 20230297506
- Publication date Sep 21, 2023
- TEXAS INSTRUMENTS INCORPORATED
- Abhijeet Ashok CHACHAD
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPLICATION OF A DEFAULT SHARED STATE CACHE COHERENCY PROTOCOL
- Publication number 20230281127
- Publication date Sep 7, 2023
- HEWLETT PACKARD ENTERPRISE DEVELOPMENT LP.
- Michael Malewicki
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CONTENT CACHE INVALIDATION USING CACHE TAGS
- Publication number 20230214324
- Publication date Jul 6, 2023
- Verizon Media Inc.
- Peter CHEUNG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
CACHE SYSTEMS
- Publication number 20230195630
- Publication date Jun 22, 2023
- ARM Limited
- Olof Henrik UHRENHOLT
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TECHNIQUES FOR EFFICIENTLY TRANSFERRING DATA TO A PROCESSOR
- Publication number 20230185570
- Publication date Jun 15, 2023
- NVIDIA Corporation
- Andrew Kerr
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
EXTENDED CACHE FOR EFFICIENT OBJECT STORE ACCESS BY A DATABASE
- Publication number 20230176974
- Publication date Jun 8, 2023
- SAP SE
- Sagar SHEDGE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
APPARATUS AND METHOD USING PLURALITY OF PHYSICAL ADDRESS SPACES
- Publication number 20230176983
- Publication date Jun 8, 2023
- ARM LIMITED
- Jason PARKER
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TECHNIQUE FOR OPERATING A CACHE STORAGE TO CACHE DATA ASSOCIATED WI...
- Publication number 20230161705
- Publication date May 25, 2023
- ARM Limited
- Graeme Leslie INGRAM
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
COMPUTING SYSTEM WITH DIRECT INVALIDATION IN A HIERARCHICAL CACHE S...
- Publication number 20230161704
- Publication date May 25, 2023
- Shanghai Zhaoxin Semiconductor Co., Ltd.
- Weilin WANG
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
TECHNIQUES FOR NEURAL NETWORK EXECUTION UTILIZING MEMOIZATION
- Publication number 20230134845
- Publication date May 4, 2023
- Think Silicon Research and Technology Single Member S.A.
- Georgios KERAMIDAS
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
WEAK CACHE LINE INVALIDATION REQUESTS FOR SPECULATIVELY EXECUTING I...
- Publication number 20230101748
- Publication date Mar 30, 2023
- ADVANCED MICRO DEVICES, INC.
- Paul J. Moyer
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM AND METHODS FOR INVALIDATING TRANSLATION INFORMATION IN CACHES
- Publication number 20230064603
- Publication date Mar 2, 2023
- NUVIA, INC.
- Conrado BLASCO
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Using Error Correction Code (ECC) Bits for Retaining Victim Cache L...
- Publication number 20230022320
- Publication date Jan 26, 2023
- ADVANCED MICRO DEVICES, INC.
- Marko Scrbak
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DISAGGREGATED MEMORY SERVER
- Publication number 20230020462
- Publication date Jan 19, 2023
- Samsung Electronics Co., Ltd.
- Krishna Teja Malladi
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SERVER RECOVERY FROM A CHANGE IN STORAGE CONTROL CHIP
- Publication number 20220391322
- Publication date Dec 8, 2022
- International Business Machines Corporation
- Burkhard Steinmacher-Burow
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SYSTEM WITH CACHE-COHERENT MEMORY AND SERVER-LINKING SWITCH
- Publication number 20220382702
- Publication date Dec 1, 2022
- Samsung Electronics Co., Ltd.
- Krishna Teja Malladi
- G06 - COMPUTING CALCULATING COUNTING

with cache invalidating means

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

Translation support for a virtual cache

Cache systems with different address domains

Cache coherence shared state suppression

Elastic persistent memory regions

Memory cache management based on storage capacity for parallel inde...

Techniques for optimizing neural networks for memoization using val...

Computing system with direct invalidation in a hierarchical cache s...

Unified routing and caching logic for applications utilizing a cont...

Application of a default shared state cache coherency protocol

Technique for processing lookup requests, in a cache storage able t...

Tag update bus for updated coherence state

Microservice data item storage and retrieval using generation-based...

Battery management apparatus and method

Selective distribution of translation entry invalidation requests i...

Weak cache line invalidation requests for speculatively executing i...

Data coherency manager with mapping between physical and virtual ad...

Techniques for efficiently transferring data to a processor

Memory allocation buffer for reduction of heap fragmentation

Server recovery from a change in storage control chip

Content cache invalidation using cache tags

Extended cache for efficient object store access by a database

System with cache-coherent memory and server-linking switch

Cache size change

High performance synchronization mechanisms for coordinating operat...

Technique for operating a cache storage to cache data associated wi...

Hardware coherence signaling protocol

Translation support for a virtual cache

Object-backed block-based distributed storage

Shared buffered memory routing

High performance interconnect

Patents Applicationslast 30 patents

TAG UPDATE BUS FOR UPDATED COHERENCE STATE

SYSTEMS AND METHODS FOR COMPUTING WITH MULTIPLE NODES

A TECHNIQUE FOR PROCESSING LOOKUP REQUESTS, IN A CACHE STORAGE ABL...

APPARATUS AND METHOD FOR OPERATING A CACHE STORAGE

CACHE SIZE CHANGE

SYSTEM WITH CACHE-COHERENT MEMORY AND SERVER-LINKING SWITCH

HARDWARE COHERENCE SIGNALING PROTOCOL

SHARED BUFFERED MEMORY ROUTING

HIGH PERFORMANCE INTERCONNECT

SHADOW CACHES FOR LEVEL 2 CACHE CONTROLLER

TRANSLATION SUPPORT FOR A VIRTUAL CACHE

IMPLIED DIRECTORY STATE UPDATES

HARDWARE COHERENCE FOR MEMORY CONTROLLER

ELASTIC PERSISTENT MEMORY REGIONS

CACHE COHERENCE SHARED STATE SUPPRESSION

APPLICATION OF A DEFAULT SHARED STATE CACHE COHERENCY PROTOCOL

CONTENT CACHE INVALIDATION USING CACHE TAGS

CACHE SYSTEMS

TECHNIQUES FOR EFFICIENTLY TRANSFERRING DATA TO A PROCESSOR

EXTENDED CACHE FOR EFFICIENT OBJECT STORE ACCESS BY A DATABASE

APPARATUS AND METHOD USING PLURALITY OF PHYSICAL ADDRESS SPACES

TECHNIQUE FOR OPERATING A CACHE STORAGE TO CACHE DATA ASSOCIATED WI...

COMPUTING SYSTEM WITH DIRECT INVALIDATION IN A HIERARCHICAL CACHE S...

TECHNIQUES FOR NEURAL NETWORK EXECUTION UTILIZING MEMOIZATION

WEAK CACHE LINE INVALIDATION REQUESTS FOR SPECULATIVELY EXECUTING I...

SYSTEM AND METHODS FOR INVALIDATING TRANSLATION INFORMATION IN CACHES

Using Error Correction Code (ECC) Bits for Retaining Victim Cache L...

DISAGGREGATED MEMORY SERVER

SERVER RECOVERY FROM A CHANGE IN STORAGE CONTROL CHIP

SYSTEM WITH CACHE-COHERENT MEMORY AND SERVER-LINKING SWITCH