with improved access time or stability

Industry

CPC
G11C29/84

This industry / category may be too specific. Please go to a parent level for more data

Parent Industries

GPHYSICS G11Information storage G11CSTATIC STORES G11C29/00Checking stores for correct operation; Subsequent repair Testing stores during standby or offline operation

Current Industry

G11C29/84with improved access time or stability

Industries

Patents Grantslast 30 patents

Information Patent Grant
MRAM access coordination systems and methods via pipeline in parallel
- Patent number 11,941,299
- Issue date Mar 26, 2024
- Integrated Silicon Solution, (Cayman) Inc.
- Benjamin Louie
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Decoding scheme for error correction code structure
- Patent number 11,734,107
- Issue date Aug 22, 2023
- Kioxia Corporation
- Avi Steiner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Mitigating a voltage condition of a memory cell in a memory sub-system
- Patent number 11,710,527
- Issue date Jul 25, 2023
- Micron Technology, Inc.
- Vamsi Pavan Rayaprolu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data redirection upon failure of a program operation
- Patent number 11,705,216
- Issue date Jul 18, 2023
- Micron Technology, Inc.
- Adam J. Hieb
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device
- Patent number 11,664,087
- Issue date May 30, 2023
- SK hynix Inc.
- A Ram Rim
- G11 - INFORMATION STORAGE
Information Patent Grant
Write and read common leveling for 4-bit wide drams
- Patent number 11,456,052
- Issue date Sep 27, 2022
- Marvell Asia Pte, Ltd.
- David Da Wei Lin
- G11 - INFORMATION STORAGE
Information Patent Grant
Mitigating a voltage condition of a memory cell in a memory sub-system
- Patent number 11,393,541
- Issue date Jul 19, 2022
- Micron Technology, Inc.
- Vamsi Pavan Rayaprolu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
MRAM access coordination systems and methods with a plurality of pi...
- Patent number 11,334,288
- Issue date May 17, 2022
- Integrated Silicon Solution, (Cayman) Inc.
- Benjamin Louie
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Shared error detection and correction memory
- Patent number 11,222,708
- Issue date Jan 11, 2022
- Micron Technology, Inc.
- Tomoyuki Shibata
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory repair scheme
- Patent number 11,211,142
- Issue date Dec 28, 2021
- Taiwan Semiconductor Manufacturing Company Limited
- Yi-Chun Shih
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data redirection upon failure of a program operation
- Patent number 11,158,396
- Issue date Oct 26, 2021
- Micron Technology, Inc.
- Adam J. Hieb
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Using dual channel memory as single channel memory with spares
- Patent number 11,037,619
- Issue date Jun 15, 2021
- International Business Machines Corporation
- Kyu-Hyoun Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Robust storage of bad column data and parity bits on word line
- Patent number 11,004,535
- Issue date May 11, 2021
- SanDisk Technologies LLC
- Hua-Ling Cynthia Hsu
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device
- Patent number 10,950,289
- Issue date Mar 16, 2021
- Micron Technology, Inc.
- Yutaka Ito
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device
- Patent number 10,902,905
- Issue date Jan 26, 2021
- Samsung Electronics Co., Ltd.
- Yong Sung Cho
- G11 - INFORMATION STORAGE
Information Patent Grant
Write and read common leveling for 4-bit wide DRAMS
- Patent number 10,892,032
- Issue date Jan 12, 2021
- Marvell Asia Pte, Ltd.
- David Da Wei Lin
- G11 - INFORMATION STORAGE
Information Patent Grant
Mitigating a voltage condition of a memory cell in a memory sub-system
- Patent number 10,872,009
- Issue date Dec 22, 2020
- Micron Technology, Inc.
- Vamsi Pavan Rayaprolu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Data redirection upon failure of a program operation
- Patent number 10,854,311
- Issue date Dec 1, 2020
- Micron Technology, Inc.
- Adam J. Hieb
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Performance of non data word line maintenance in sub block mode
- Patent number 10,832,790
- Issue date Nov 10, 2020
- Western Digital Technologies, Inc.
- Shakti Bhatnagar
- G11 - INFORMATION STORAGE
Information Patent Grant
Defective memory cell detection circuitry including use in automoti...
- Patent number 10,832,793
- Issue date Nov 10, 2020
- Micron Technology, Inc.
- Christopher S. Johnson
- G11 - INFORMATION STORAGE
Information Patent Grant
Semiconductor device
- Patent number 10,825,504
- Issue date Nov 3, 2020
- Micron Technology, Inc.
- Yutaka Ito
- G11 - INFORMATION STORAGE
Information Patent Grant
Column skip inconsistency correction
- Patent number 10,726,940
- Issue date Jul 28, 2020
- SanDisk Technologies LLC
- Zhuojie Li
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Solid state storage device using state prediction method
- Patent number 10,720,222
- Issue date Jul 21, 2020
- SOLID STATE STORAGE TECHNOLOGY CORPORATION
- Shih-Jia Zeng
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory repair enablement
- Patent number 10,713,136
- Issue date Jul 14, 2020
- QUALCOMM Incorporated
- Fahad Ahmed
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Maintaining highest performance of DDR5 channel with marginal signa...
- Patent number 10,685,736
- Issue date Jun 16, 2020
- Dell Products, L.P.
- Stuart A. Berke
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Memory repair scheme
- Patent number 10,636,511
- Issue date Apr 28, 2020
- Taiwan Semiconductor Manufacturing Company Limited
- Yi-Chun Shih
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Grant
Semiconductor device and semiconductor system
- Patent number 10,629,249
- Issue date Apr 21, 2020
- SK Hynix Inc.
- Sang Hyun Ku
- G11 - INFORMATION STORAGE
Information Patent Grant
Memory device including OTP memory cell and program method thereof
- Patent number 10,615,167
- Issue date Apr 7, 2020
- Samsung Electronics Co., Ltd.
- Sang-Seok Lee
- G11 - INFORMATION STORAGE
Information Patent Grant
Using dual channel memory as single channel memory with spares
- Patent number 10,546,628
- Issue date Jan 28, 2020
- International Business Machines Corporation
- Kyu-Hyoun Kim
- G11 - INFORMATION STORAGE
Information Patent Grant
Write and read common leveling for 4-bit wide drams
- Patent number 10,497,413
- Issue date Dec 3, 2019
- Cavium, LLC
- David Da Wei Lin
- G11 - INFORMATION STORAGE

Patents Applicationslast 30 patents

Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20220406399
- Publication date Dec 22, 2022
- SK HYNIX INC.
- A Ram RIM
- G11 - INFORMATION STORAGE
Information Patent Application
MITIGATING A VOLTAGE CONDITION OF A MEMORY CELL IN A MEMORY SUB-SYSTEM
- Publication number 20220351786
- Publication date Nov 3, 2022
- Micron Technology, Inc.
- Vamsi Pavan Rayaprolu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MRAM ACCESS COORDINATION SYSTEMS AND METHODS
- Publication number 20220276807
- Publication date Sep 1, 2022
- Integrated Silicon Solution, (Cayman) Inc.
- Benjamin LOUIE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA REDIRECTION UPON FAILURE OF A PROGRAM OPERATION
- Publication number 20220036963
- Publication date Feb 3, 2022
- Micron Technology, Inc.
- Adam J. Hieb
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MITIGATING A VOLTAGE CONDITION OF A MEMORY CELL IN A MEMORY SUB-SYSTEM
- Publication number 20210109805
- Publication date Apr 15, 2021
- Micron Technology, Inc.
- Vamsi Pavan Rayaprolu
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
DATA REDIRECTION UPON FAILURE OF A PROGRAM OPERATION
- Publication number 20210065840
- Publication date Mar 4, 2021
- Micron Technology, Inc.
- Adam J. Hieb
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
MEMORY DEVICE
- Publication number 20200321046
- Publication date Oct 8, 2020
- Samsung Electronics Co., Ltd.
- Yong Sung CHO
- G11 - INFORMATION STORAGE
Information Patent Application
DECODING SCHEME FOR ERROR CORRECTION CODE STRUCTURE
- Publication number 20200293399
- Publication date Sep 17, 2020
- Toshiba Memory Corporation
- Avi Steiner
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
Memory Repair Scheme
- Publication number 20200227133
- Publication date Jul 16, 2020
- Taiwan Semiconductor Manufacturing Company Limited
- Yi-Chun Shih
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM
- Publication number 20200075071
- Publication date Mar 5, 2020
- SK HYNIX INC.
- Sang Hyun KU
- G11 - INFORMATION STORAGE
Information Patent Application
USING DUAL CHANNEL MEMORY AS SINGLE CHANNEL MEMORY WITH SPARES
- Publication number 20200075079
- Publication date Mar 5, 2020
- International Business Machines Corporation
- Kyu-Hyoun Kim
- G11 - INFORMATION STORAGE
Information Patent Application
DEFECTIVE MEMORY CELL DETECTION CIRCUITRY INCLUDING USE IN AUTOMOTI...
- Publication number 20200066368
- Publication date Feb 27, 2020
- Micron Technology, Inc.
- Christopher S. Johnson
- G11 - INFORMATION STORAGE
Information Patent Application
SHARED ERROR DETECTION AND CORRECTION MEMORY
- Publication number 20190362803
- Publication date Nov 28, 2019
- Micron Technology, Inc.
- Tomoyuki Shibata
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20190267077
- Publication date Aug 29, 2019
- Micron Technology, Inc.
- Yutaka Ito
- G11 - INFORMATION STORAGE
Information Patent Application
USING DUAL CHANNEL MEMORY AS SINGLE CHANNEL MEMORY WITH SPARES
- Publication number 20190206477
- Publication date Jul 4, 2019
- International Business Machines Corporation
- Kyu-Hyoun Kim
- G11 - INFORMATION STORAGE
Information Patent Application
ADDRESS CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE INCLUDING THE SAME
- Publication number 20190198076
- Publication date Jun 27, 2019
- SK HYNIX INC.
- Byeong Cheol LEE
- G11 - INFORMATION STORAGE
Information Patent Application
Memory Repair Scheme
- Publication number 20190035487
- Publication date Jan 31, 2019
- Taiwan Semiconductor Manufacturing Company Limited
- Yi-Chun Shih
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE
- Publication number 20180308539
- Publication date Oct 25, 2018
- Micron Technology, Inc.
- Yutaka Ito
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR OPERATING THE SAME
- Publication number 20180158505
- Publication date Jun 7, 2018
- SK HYNIX INC.
- Jung Hwan LEE
- H01 - BASIC ELECTRIC ELEMENTS
Information Patent Application
Method for Managing a Fail Row of the Memory Plane of a Non Volatil...
- Publication number 20180108413
- Publication date Apr 19, 2018
- STMicroelectronics (Rousset) SAS
- Francesco La Rosa
- G11 - INFORMATION STORAGE
Information Patent Application
METHODS AND APPARATUS FOR PROVIDING REDUNDANCY IN MEMORY
- Publication number 20180047460
- Publication date Feb 15, 2018
- Micron Technology, Inc.
- Violante Moschiano
- G11 - INFORMATION STORAGE
Information Patent Application
SELF-REPAIR LOGIC FOR STACKED MEMORY ARCHITECTURE
- Publication number 20180005709
- Publication date Jan 4, 2018
- Intel Corporation
- Joon-Sung YANG
- G11 - INFORMATION STORAGE
Information Patent Application
APPARATUS AND METHOD TO ENABLE A CORRECTED PROGRAM TO TAKE OVER DAT...
- Publication number 20170357558
- Publication date Dec 14, 2017
- Fujitsu Limited
- Takeharu Kato
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
STORAGE CONTROL DEVICE, STORAGE DEVICE, INFORMATION PROCESSING SYST...
- Publication number 20150049538
- Publication date Feb 19, 2015
- SONY CORPORATION
- Hideaki OKUBO
- G11 - INFORMATION STORAGE
Information Patent Application
EMBEDDED MEMORY DEVICE AND MEMORY CONTROLLER INCLUDING THE SAME
- Publication number 20140369137
- Publication date Dec 18, 2014
- Samsung Electronics Co., Ltd.
- Younggeun LEE
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
HARDWIRED REMAPPED MEMORY
- Publication number 20140344626
- Publication date Nov 20, 2014
- Stephen Bowers
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
REDIRECTING DATA FROM A DEFECTIVE DATA ENTRY IN MEMORY TO A REDUNDA...
- Publication number 20140337573
- Publication date Nov 13, 2014
- QUALCOMM Incorporated
- Chiaming Chai
- G06 - COMPUTING CALCULATING COUNTING
Information Patent Application
SEMICONDUCTOR DEVICE, CONTROL METHOD THEREOF AND DATA PROCESSING SY...
- Publication number 20140328133
- Publication date Nov 6, 2014
- Kyoichi NAGATA
- G11 - INFORMATION STORAGE
Information Patent Application
SEMICONDUCTOR MEMORY OF WHICH DEFECTIVE CELL IS REPLACEABLE WITH RE...
- Publication number 20140321222
- Publication date Oct 30, 2014
- FUJITSU LIMITED
- Yoshinori Tomita
- G11 - INFORMATION STORAGE
Information Patent Application
MEMORY DEVICE FOR PERFORMING ERROR CORRECTION CODE OPERATION AND RE...
- Publication number 20140317469
- Publication date Oct 23, 2014
- Young-soo Sohn
- G06 - COMPUTING CALCULATING COUNTING

with improved access time or stability

Industry

Parent Industries

Current Industry

Patents Grantslast 30 patents

MRAM access coordination systems and methods via pipeline in parallel

Decoding scheme for error correction code structure

Mitigating a voltage condition of a memory cell in a memory sub-system

Data redirection upon failure of a program operation

Semiconductor device

Write and read common leveling for 4-bit wide drams

Mitigating a voltage condition of a memory cell in a memory sub-system

MRAM access coordination systems and methods with a plurality of pi...

Shared error detection and correction memory

Memory repair scheme

Data redirection upon failure of a program operation

Using dual channel memory as single channel memory with spares

Robust storage of bad column data and parity bits on word line

Semiconductor device

Memory device

Write and read common leveling for 4-bit wide DRAMS

Mitigating a voltage condition of a memory cell in a memory sub-system

Data redirection upon failure of a program operation

Performance of non data word line maintenance in sub block mode

Defective memory cell detection circuitry including use in automoti...

Semiconductor device

Column skip inconsistency correction

Solid state storage device using state prediction method

Memory repair enablement

Maintaining highest performance of DDR5 channel with marginal signa...

Memory repair scheme

Semiconductor device and semiconductor system

Memory device including OTP memory cell and program method thereof

Using dual channel memory as single channel memory with spares

Write and read common leveling for 4-bit wide drams

Patents Applicationslast 30 patents

SEMICONDUCTOR DEVICE

MITIGATING A VOLTAGE CONDITION OF A MEMORY CELL IN A MEMORY SUB-SYSTEM

MRAM ACCESS COORDINATION SYSTEMS AND METHODS

DATA REDIRECTION UPON FAILURE OF A PROGRAM OPERATION

MITIGATING A VOLTAGE CONDITION OF A MEMORY CELL IN A MEMORY SUB-SYSTEM

DATA REDIRECTION UPON FAILURE OF A PROGRAM OPERATION

MEMORY DEVICE

DECODING SCHEME FOR ERROR CORRECTION CODE STRUCTURE

Memory Repair Scheme

SEMICONDUCTOR DEVICE AND SEMICONDUCTOR SYSTEM

USING DUAL CHANNEL MEMORY AS SINGLE CHANNEL MEMORY WITH SPARES

DEFECTIVE MEMORY CELL DETECTION CIRCUITRY INCLUDING USE IN AUTOMOTI...

SHARED ERROR DETECTION AND CORRECTION MEMORY

SEMICONDUCTOR DEVICE

USING DUAL CHANNEL MEMORY AS SINGLE CHANNEL MEMORY WITH SPARES

ADDRESS CONTROL CIRCUIT AND SEMICONDUCTOR DEVICE INCLUDING THE SAME

Memory Repair Scheme

SEMICONDUCTOR DEVICE

SEMICONDUCTOR MEMORY DEVICE AND METHOD FOR OPERATING THE SAME

Method for Managing a Fail Row of the Memory Plane of a Non Volatil...

METHODS AND APPARATUS FOR PROVIDING REDUNDANCY IN MEMORY

SELF-REPAIR LOGIC FOR STACKED MEMORY ARCHITECTURE

APPARATUS AND METHOD TO ENABLE A CORRECTED PROGRAM TO TAKE OVER DAT...

STORAGE CONTROL DEVICE, STORAGE DEVICE, INFORMATION PROCESSING SYST...

EMBEDDED MEMORY DEVICE AND MEMORY CONTROLLER INCLUDING THE SAME

HARDWIRED REMAPPED MEMORY

REDIRECTING DATA FROM A DEFECTIVE DATA ENTRY IN MEMORY TO A REDUNDA...

SEMICONDUCTOR DEVICE, CONTROL METHOD THEREOF AND DATA PROCESSING SY...

SEMICONDUCTOR MEMORY OF WHICH DEFECTIVE CELL IS REPLACEABLE WITH RE...

MEMORY DEVICE FOR PERFORMING ERROR CORRECTION CODE OPERATION AND RE...