M. J. Williams, et al., "Enhancing Testability of Large-Scale Integrated Circuits via Test Points and Additional Logic" IEEE Transactions on Computers, V. C-22, No. 1, pp. 46-60, Jan. 1973. |
E. B. Eichelberger, et al., "A Logic Design Structure For LSI Testability" Proceedings for the Design Automation Conf., No. 14, pp. 462-468, Jun. 1977. |
E. J. McCluskey, "A Survey of Design for Testability Scan Techniques" VLSI Design, pp. 38-61, Dec. 1984. |
C. Maunder, et al., "Boundary-Scan A Framework for Structured Design-for-Test" International Test Conference Proceedings, pp. 714-723, 1987. |
"Boundary Scan Design for Functional Clocks" IBM Technical Disclosure Bulletin, V. 33, No. 5, pp. 358-360, Oct. 1990. |
"Design-for-Test Architecture" IBM Technical Disclosure Bulletin, V. 34, No. 1, pp. 182-183, Jun. 1991. |
"AC Interconnect Test with Series Boundary Scan" IBM Technical Disclosure Bulletin, V. 34, No. 6, pp. 325-330, Nov. 1991. |