Active electronically scanned array (AESA) card

Information

  • Patent Grant
  • 9019166
  • Patent Number
    9,019,166
  • Date Filed
    Monday, November 14, 2011
    13 years ago
  • Date Issued
    Tuesday, April 28, 2015
    10 years ago
Abstract
In one aspect, an active electronically scanned array (AESA) card includes a printed wiring board (PWB) that includes a first set of metal layers used to provide RF signal distribution, a second set of metal layers used to provide digital logical distribution, a third set of metal layers used to provide power distribution and a fourth set of metal layers used to provide RF signal distribution. The PWB comprises at least one transmit/receive (T/R) channel used in an AESA.
Description
BACKGROUND

As is known in the art, a phased array antenna includes a plurality of active circuits spaced apart from each other by known distances. Each of the active circuits is coupled through a plurality of phase shifter circuits, amplifier circuits and/or other circuits to either or both of a transmitter and receiver. In some cases, the phase shifter, amplifier circuits and other circuits (e.g., mixer circuits) are provided in a so-called transmit/receive (T/R) module and are considered to be part of the transmitter and/or receiver.


The phase shifters, amplifier and other circuits (e.g., T/R modules) often require an external power supply (e.g., a DC power supply) to operate correctly. Thus, the circuits are referred to as “active circuits” or “active components.” Accordingly, phased array antennas which include active circuits are often referred to as “active phased arrays.” An active phased array radar is also known as an active electronically scanned array (AESA).


Active circuits dissipate power in the form of heat. High amounts of heat can cause active circuits to be inoperable. Thus, active phased arrays should be cooled. In one example heat-sink(s) are attached to each active circuit to dissipate the heat.


SUMMARY

In one aspect, an active electronically scanned array (AESA) card includes a printed wiring board (PWB) that includes a first set of metal layers used to provide RF signal distribution, a second set of metal layers used to provide digital logical distribution, a third set of metal layers used to provide power distribution and a fourth set of metal layers used to provide RF signal distribution. The PWB comprises at least one transmit/receive (T/R) channel used in an AESA.


In another aspect, an active electronically scanned array (AESA) assembly includes an AESA card that includes a printed wiring board (PWB). The PWB includes a first set of metal layers used to provide RF signal distribution, a second set of metal layers used to provide digital logical distribution, a third set of metal layers used to provide power distribution and a fourth set of metal layers used to provide RF signal distribution. The PWB also includes one or more monolithic microwave integrated circuits (MMICs) disposed on the surface of the PWB. The PWB includes at least one transmit/receive (T/R) channel used in an AESA.





DESCRIPTION OF THE DRAWINGS


FIG. 1A is a diagram of an active electronically scanned array (AESA) with an array of active electronically scanned array (AESA) cards disposed on a mobile platform.



FIG. 1B is a diagram of the array of AESA cards in FIG. 1A.



FIG. 2 is a diagram of an example of an AESA card with monolithic microwave integrated circuits (MMICs) disposed on the surface of the AESA card.



FIG. 3 is a cross-sectional view of an AESA assembly with an AESA card, MMICs and a cooling mechanism.



FIG. 4 is a cross-sectional view of a printed wiring board (PWB).





DETAILED DESCRIPTION

Previous approaches to integrating active Monolithic Microwave Integrated Circuits (MMIC) for each active electronically scanned array (AESA) Transmit/Receive (T/R) Channel included disposing these components in a metal container (sometimes called a “T/R Module”), which results in an expensive assembly. In addition to high material and test labor costs, extensive non-recurring engineering (NRE) is required for changes in AESA architecture (e.g., changes in active aperture size, lattice changes, number of T/R channels per unit cell and so forth) or cooling approach. These previous approaches also use wire bonds that are used for radio frequency (RF), power and logic signals for the T/R module; however, RF wire bonds can cause unwanted electromagnetic coupling between T/R channels or within a T/R channel.


Described herein is a new T/R Channel architecture, an AESA card. The AESA card reduces assembly recurring cost and test time and significantly reduces NRE for new applications or the integration of new MMIC technologies into AESA applications. The AESA card may be fabricated using fully automated assembly process and allows for ease of modifying lattice dimensions and the number of T/R channel cells per assembly. The AESA card includes no wire bonds thereby significantly reducing if not eliminating electromagnetic coupling between T/R channels or within a T/R channel and other electromagnetic interference (EMI). Thus, there is consistent channel-to-channel RF performance.


Referring to FIGS. 1A and 1B, an AESA card may be used in a number of applications. For example, as shown in FIG. 1A, an array 12 of AESA cards 100 may be used in a mobile environment such as in a mobile platform unit 10. In this example, the AESA cards 100 are arranged in a 4×4 array. Though FIGS. 1A and 1B depict AESA cards 100 that are in a shape of a rectangle, they may be constructed to be a circle, triangle or any polygon shape. Also, though the array 12 is in a shape of a square the array may be a rectangle, circle, triangle or any polygon arrangement. Further, the number of AESA cards 100 may be one to any number of AESA cards 100.


In other applications, one or more AESA cards 100 may be used on the side of naval vessels, on ground structures and so forth. As will be shown herein an AESA card 100 is a “building block” to building an AESA system.


Referring to FIG. 2, an example of an AESA card 100 is an AESA card 100′ that includes a printed wiring board (PWB) 101 and MMICs 104 (e.g., flip chips) on a surface of the PWB 101 (e.g., a surface 120 shown in FIG. 3). In this example, the AESA card 100′ includes a 4×8 array of T/R channel cells 102 or 32 T/R channel cells 102. Each T/R channel cell 102 includes the MMICs 104, a drain modulator 106 (e.g., a drain modulator integrated circuit (IC)), a limiter and low noise amplifier (LNA) 108 (e.g., a gallium-arsenide (GaAs) LNA with limiter), a power amplifier 110 (e.g., a gallium-nitride (GaN) power amplifier). The AESA card 100′ also includes one or more power and logic connectors 112. Though the T/R channel cells 102 are arranged in a rectangular array, the T/R channel cells 102 may be arranged in a circle, triangle or any type of arrangement.


Referring to FIG. 3, an AESA assembly 150 includes an AESA card (e.g., an AESA card 100″) with the PWB 101 and MMICs 104 disposed on the surface 120 of the PWB 101 by solder balls 105. The AESA assembly 150 also includes a thermal spreader plate 160 coupled to each of the MMICs through thermal epoxy 152 and a cold plate 170. The cold plate 170 includes a channel 172 to receive a fluid such as a gas or a liquid to cool the MMICs 104. Thus, each MMIC 104 is heat sunk in parallel. That is, the thermal resistance from the heat source (e.g., MMICs 104) to the heat sink (cold plate 170) is the same for all MMICs 104 and components (e.g., the drain modulator 106, the LNA 108, the power amplifier 110 and so forth) in each T/R channel cell 102 across the AESA card 100″ thereby reducing the thermal gradient between T/R channel cells 102. The AESA card 100″ radiates RF signals in the R direction.


Referring to FIG. 4, an example of a printed wiring board (PWB) 101 is a PWB 101′. In one example, the thickness, t of the PWB 101′ is about 64 mils.


The PWB 101′ includes metal layers (e.g., metal layers 202a-202t) and one of an epoxy-resin layer (e.g., epoxy-resin layers 204a-204m), a polyimide dielectric layer (e.g., polyimide dielectric layers 206a-206d) or a composite layer (e.g., composite layers 208a, 208b) disposed between each of the metal layers (202a-202t). In particular, the composite layer 208a is disposed between the metal layers 210e, 210f and the composite layer 208b is disposed between the metal layers 210o, 210p. The polyimide dielectric layer 206a is disposed between the metal layers 202g, 202h, the polyimide dielectric layer 206b is disposed between the metal layers 202i, 202j, the polyimide dielectric layer 206c is disposed between the metal layers 202k, 202l and the polyimide dielectric layer 206d is disposed between the metal layers 202m, 202n. The remaining metals layers include an epoxy-resin layer (e.g., one of epoxy-resin layers 204a-204m) disposed between the metal layers as shown in FIG. 4.


The PWB 101′ also includes RF vias (e.g., RF vias 210a, 210b) coupling the metal layer 202d to the metal layer 202q. Each of the RF vias 210a, 210b includes a pair of metal plates (e.g., the RF via 210a includes metal plates 214a, 214b and the RF via 210b includes metal plates 214c, 214d). The metal plates 214a, 214b are separated by an epoxy resin 216a and the metal plates 214c, 214d are separated by an epoxy resin 216b. Though not shown in FIG. 4, one of ordinary skill in the art would recognize that other type vias exist for the digital logic layers and the power layers to bring these signals to a surface of the AESA card 100″ or to other metal layers.


The PWB 101′ also includes metal conduits (e.g., metal conduits 212a-212l) to electrically couple the RF vias 210a, 210b to the metal layers 202a, 202t. For example, the metal conduits 212a-212c are stacked one on top of the other with the metal conduit 212a coupling the metal layer 202a to the metal layer 202b, the metal conduit 212b coupling the metal layer 202b to the metal layer 202c and the metal conduit 212c coupling the metal layer 202c to the metal layer 202d and to the RF via 210a. The metal conduits 212a-212l are formed by drilling holes (e.g., about 4 or 5 mils in diameter) into the PWB 101′ and filling the holes with a metal.


Further, the metal conduits 212d-212f are stacked one on top of the other with the metal conduit 212d coupling the metal layer 202r and the RF via 210a to the metal layer 202s, the metal conduit 212e coupling the metal layer 202s to the metal layer 202t and the metal conduit 212f coupling the metal layer 202t to the metal layer 202u.


The metal layers 202a-202c and the epoxy-resin layers 204a-204b are used to distribute RF signals. The metal layers 202p-202t, the epoxy-resin layers 204j-204m are also used to distribute RF signals. The metal layers 202c-202e and the epoxy-resin layers 204c-204d are used to distribute digital logic signals. The metal layers 202f-202o, the epoxy-resin layers 204e-204i and the polyimide dielectric layers 206a-206d are used to distribute power.


In one example, one or more of the metal layers 202a-202r includes copper. Each of metal layers 202a-202t may vary in thickness from about 0.53 mils to about 1.35 mils, for example. In one example the RF vias 210a, 210b are made of copper. In one example, the metal conduits 212a-212l are made of copper.


In one example, each of the epoxy-resin layers 204a-204m includes a high-speed/high performance epoxy-resin material compatible with conventional FR-4 processing and has mechanical properties that make it a lead-free assembly compatible to include: a glass transition temperature, Tg, of about 200° C. (Differential scanning calorimetry (DSC)), a coefficient of thermal expansion (CTE)<Tg 16, 16 & 55 ppm/° C. and CTE>Tg 18, 18 & 230 ppm/° C. The low CTE and a high Td (decomposition temperature) of 360° C. are also advantageous in the sequential processing of the stacked metal conduits 212a-212l. Each of the epoxy-resin layers 204a-204m may vary in thickness from about 5.6 mils to about 13.8 mils, for example. In one particular example, the epoxy-resin material is manufactured by Isola Group SARL under the product name, FR408HR. In one example, the epoxy resin 216a, 216b is the same material used for the epoxy-resin layers 204a-204m.


In one example, each of the polyimide dielectric layers 206a-206d includes a polyimide dielectric designed to function as a power and ground plane in printed circuit boards for power bus decoupling and provides EMI and power plane impedance reduction at high frequencies. In one example, each of the polyimide dielectric layers is about 4 mils. In one particular example, the polyimide dielectric is manufactured by DUPONT® under the product name, HK042536E.


In one example, each of the composite layers 208a, 208b includes a composite of epoxy resin and carbon fibers to provide CTE control and thermal management. In one example, the composite layers may be function as a ground plane and also may function as a mechanical restraining layer. In one example, each of the composite layers is about 1.8 mils. In one particular example, the composite of epoxy resin and carbon fibers is manufactured by STABLCOR® Technology, Inc. under the product name, ST10-EP387.


In one example, the materials described above with respect to fabricating an AESA card are lead-free. Thus, the solution proposed herein is meets environmental regulations requiring products that are lead-free.


The processes described herein are not limited to the specific embodiments described. Elements of different embodiments described herein may be combined to form other embodiments not specifically set forth above. Other embodiments not specifically described herein are also within the scope of the following claims.

Claims
  • 1. An active electronically scanned array (AESA) card comprising: a printed wiring board (PWB) comprising: a first set of metal layers used to provide RF signal distribution;a second set of metal layers used to provide digital logical distribution;a third set of metal layers used to provide power distribution; anda fourth set of metal layers used to provide RF signal distribution,wherein the PWB comprises at least one transmit/receive (T/R) channel used in an AESA.
  • 2. The AESA card of claim 1 wherein the PWB further comprises: a first composite layer of carbon fibers and epoxy between a metal layer of the second set of metal layers and a metal layer of the third set of metal layers; anda second composite layer of carbon fibers and epoxy between a metal layer of the third set of metal layers and a metal layer of the fourth set of metal layers.
  • 3. The AESA card of claim 2 wherein the PWB further comprises: a layer of epoxy resin between two metal layers of the first set of metal layers;a layer of epoxy resin between two metal layers of the second set of metal layers; anda layer of epoxy resin between two metal layers of the third set of metal layers.
  • 4. The AESA card of claim 2 wherein the PWB further comprises a layer of polyimide dielectric between two metal layers of the third set of metal layers.
  • 5. The AESA card of claim 1, further comprising one or more monolithic microwave integrated circuits (MMICs) disposed on the surface of the PWB.
  • 6. The AESA card of claim 1 wherein the MMICs are attached to the PWB using solder balls.
  • 7. The AESA card of claim 1 wherein the PWB further comprises: a plurality of metal conduits, each electrical conduit coupling one of the plurality of layers to another one of the plurality of layers.
  • 8. The AESA card of claim 7 wherein the PWB further comprises an RF via having a first end coupled to a first metal conduit of the plurality of metal conduits and a second end opposite to the first end coupled to a second metal conduit of the plurality of metal conduits, wherein the RF via extends through the third set of metal layers used for power distribution from the first set of metal layers used to provide RF signal distribution to the second set of metal layers used to provide digital logical distribution without extending through the fourth set of metal layers used to provide RF signal distribution.
  • 9. The AESA card of claim 1 wherein the PWB further comprises: a layer of epoxy resin between two metal layers of the first set of metal layers;a layer of epoxy resin between two metal layers of the second set of metal layers;a layer of epoxy resin between two metal layers of the third set of metal layers; anda layer of polyimide dielectric between two metal layers of the third set of metal layers.
  • 10. The AESA card of claim 1 wherein the AESA card does not include wire bonds.
  • 11. An active electronically scanned array (AESA) assembly comprising: an AESA card comprising: a printed wiring board (PWB) comprising: a first set of metal layers used to provide RF signal distribution;a second set of metal layers used to provide digital logical distribution;a third set of metal layers used to provide power distribution;a fourth set of metal layers used to provide RF signal distribution; andone or more monolithic microwave integrated circuits (MMICs) disposed on the surface of the PWB,wherein the PWB comprises at least one transmit/receive (T/R) channel used in an AESA.
  • 12. The ASEA assembly of claim 11, further comprising a cooling mechanism in contact with the one or more of the MMICs.
  • 13. The ASEA assembly of claim 12 wherein the cooling mechanism comprises: a thermal heat spreader in contact with the MMICs; anda cold plate in contact with the thermal spreader.
  • 14. The ASEA assembly of claim 13 wherein the MMICs are attached to the PWB using solder balls.
  • 15. The ASEA assembly of claim 11 wherein the PWB further comprises: a plurality of metal conduits, each electrical conduit coupling one of the plurality of layers to another one of the plurality of layers.
  • 16. The ASEA assembly of claim 15 wherein the PWB further comprises a via having a first end coupled to a first metal conduit of the plurality of metal conduits and a second end opposite to the first end connected to a second metal conduit of the plurality of metal conduits, wherein the via extends through the third set of metal layers used for power distribution from the first set of metal layers used to provide RF signal distribution to the second set of metal layers used to provide digital logical distribution without extending through the fourth set of metal layers used to provide RF signal distribution.
  • 17. The ASEA assembly of claim 11 wherein the PWB further comprises: a first composite layer of carbon fibers and epoxy between a metal layer of the second set of metal layers and a metal layer of the third set of metal layers; anda second composite layer of carbon fibers and epoxy between a metal layer of the third set of metal layers and a metal layer of the fourth set of metal layers.
  • 18. The ASEA assembly of claim 17 wherein the PWB further comprises: a layer of epoxy resin between two metal layers of the first set of metal layers;a layer of epoxy resin between two metal layers of the second set of metal layers;a layer of epoxy resin between two metal layers of the third set of metal layers; anda layer of polyimide dielectric between two metal layers of the third set of metal layers.
  • 19. The ASEA assembly of claim 11 wherein the AESA card does not include wire bonds.
  • 20. An active electronically scanned array (AESA) card comprising: a printed wiring board (PWB) comprising: a first set of metal layers used to provide RF signal distribution;a second set of metal layers used to provide digital logical distribution;a third set of metal layers used to provide power distribution; anda fourth set of metal layers used to provide RF signal distribution,one or more monolithic microwave integrated circuits (MMICs) disposed on the surface of the PWB;a plurality of metal conduits, each electrical conduit coupling one of the plurality of layers to another one of the plurality of layers; andan RF via having a first end coupled to a first metal conduit of the plurality of metal conduits and a second end opposite to the first end coupled to a second metal conduit of the plurality of metal conduits,wherein the RF via extends through the third set of metal layers used for power distribution from the first set of metal layers used to provide RF signal distribution to the second set of metal layers used to provide digital logical distribution without extending through the fourth set of metal layers used to provide RF signal distribution,wherein the PWB comprises at least one transmit/receive (T/R) channel used in an AESA, andwherein the AESA card does not include wire bonds.
RELATED APPLICATIONS

This patent application is a continuation-in-part to application Ser. No. 12/484,626, filed Jun. 15, 2009 and titled “PANEL ARRAY,” which is incorporated herein in its entirety.

US Referenced Citations (95)
Number Name Date Kind
3091743 Wilkinson May 1963 A
3665480 Fassett May 1972 A
4489363 Goldberg Dec 1984 A
4527165 deRonde Jul 1985 A
4698663 Sugimoto et al. Oct 1987 A
4706094 Kubick Nov 1987 A
4751513 Daryoush et al. Jun 1988 A
4835658 Bonnefoy May 1989 A
5005019 Zaghloul et al. Apr 1991 A
5055852 Dusseux et al. Oct 1991 A
5099254 Tsukii et al. Mar 1992 A
5276455 Fitzsimmons et al. Jan 1994 A
5398010 Klebe Mar 1995 A
5400040 Lane et al. Mar 1995 A
5404148 Zwarts Apr 1995 A
5451969 Toth et al. Sep 1995 A
5459474 Mattioli et al. Oct 1995 A
5488380 Harvey et al. Jan 1996 A
5493305 Wooldridge et al. Feb 1996 A
5563613 Schroeder et al. Oct 1996 A
5592363 Atarashi et al. Jan 1997 A
5646826 Katchmar Jul 1997 A
5675345 Pozgay et al. Oct 1997 A
5724048 Remondiere Mar 1998 A
5786792 Bellus et al. Jul 1998 A
5796582 Katchmar Aug 1998 A
5854607 Kinghorn Dec 1998 A
5907304 Wilson et al. May 1999 A
6011507 Curran et al. Jan 2000 A
6034633 Cassen et al. Mar 2000 A
6037903 Lange et al. Mar 2000 A
6061027 Legay et al. May 2000 A
6078289 Manoogian et al. Jun 2000 A
6087988 Pozgay Jul 2000 A
6091373 Raguenet Jul 2000 A
6104343 Brookner et al. Aug 2000 A
6127985 Guler Oct 2000 A
6166705 Mast et al. Dec 2000 A
6181280 Kadambi et al. Jan 2001 B1
6184832 Geyh et al. Feb 2001 B1
6208316 Cahill Mar 2001 B1
6211824 Holden et al. Apr 2001 B1
6218214 Panchou et al. Apr 2001 B1
6222493 Caille et al. Apr 2001 B1
6225695 Chia et al. May 2001 B1
6297775 Haws et al. Oct 2001 B1
6388620 Bhattacharyya May 2002 B1
6392890 Katchmar May 2002 B1
6424313 Navarro et al. Jul 2002 B1
6480167 Matthews Nov 2002 B2
6483705 Snyder et al. Nov 2002 B2
6611180 Puzella et al. Aug 2003 B1
6621470 Boeringer et al. Sep 2003 B1
6624787 Puzella et al. Sep 2003 B2
6661376 Maceo et al. Dec 2003 B2
6670930 Navarro Dec 2003 B2
6686885 Barkdoll et al. Feb 2004 B1
6703976 Jacomb-Hood et al. Mar 2004 B2
6711814 Barr et al. Mar 2004 B2
6731189 Puzella et al. May 2004 B2
6756684 Huang Jun 2004 B2
6856210 Suematsu et al. Feb 2005 B2
6900765 Navarro et al. May 2005 B2
6943330 Ring Sep 2005 B2
6961248 Vincent et al. Nov 2005 B2
6995322 Chan et al. Feb 2006 B2
7030712 Brunette et al. Apr 2006 B2
7061446 Short, Jr. et al. Jun 2006 B1
7129908 Edward et al. Oct 2006 B2
7132990 Stenger et al. Nov 2006 B2
7180745 Mandel et al. Feb 2007 B2
7187342 Heisen et al. Mar 2007 B2
7298235 Hauhe et al. Nov 2007 B2
7348932 Puzella et al. Mar 2008 B1
7417598 Navarro et al. Aug 2008 B2
7436210 Venkata et al. Oct 2008 B2
7443354 Navarro et al. Oct 2008 B2
7444737 Worl Nov 2008 B2
7489283 Ingram et al. Feb 2009 B2
7508338 Pluymers et al. Mar 2009 B2
7597534 Hopkins Oct 2009 B2
7671696 Puzella et al. Mar 2010 B1
7884768 Navarro et al. Feb 2011 B2
20020051342 Kanada May 2002 A1
20030067410 Barkdoll et al. Feb 2004 A1
20050110681 Londre May 2005 A1
20050151215 Hauhe et al. Jul 2005 A1
20060268518 Edward et al. Nov 2006 A1
20070030681 Farrell et al. Feb 2007 A1
20070152882 Hash et al. Jul 2007 A1
20080074324 Puzella et al. Mar 2008 A1
20080106467 Navarro et al. May 2008 A1
20080106482 Cherrette et al. May 2008 A1
20080150832 Ingram et al. Jun 2008 A1
20080316139 Blaser et al. Dec 2008 A1
Foreign Referenced Citations (32)
Number Date Country
0 481 417 Apr 1992 EP
0 702 424 Mar 1996 EP
1 764 863 Mar 2007 EP
1 436 859 Aug 2007 EP
1 978 597 Oct 2008 EP
61224504 Oct 1986 JP
4-122107 Apr 1992 JP
2006-097710 Apr 1994 JP
2007-21215 Aug 1995 JP
8-97633 Apr 1996 JP
11-340724 Dec 1999 JP
2000-138525 May 2000 JP
2002-335116 Nov 2002 JP
2003179429 Jun 2003 JP
2005 505963 Feb 2005 JP
2007-504749 Mar 2007 JP
1020010079872 Aug 2001 KR
WO 9826642 Jun 1998 WO
WO 9966594 Dec 1999 WO
WO 0106821 Jan 2001 WO
WO 0120720 Mar 2001 WO
WO 0133927 May 2001 WO
WO 0141257 Jun 2001 WO
WO 03030301 Apr 2003 WO
WO 2005025001 Mar 2005 WO
WO 2007136941 Nov 2007 WO
WO 2007136941 Nov 2007 WO
WO 2008010851 Jan 2008 WO
WO 2008010851 Jan 2008 WO
WO 2008036469 Mar 2008 WO
WO 2008036469 Mar 2008 WO
WO 2008036469 Aug 2008 WO
Non-Patent Literature Citations (60)
Entry
PCT Notification of Transmittal of the International Search Report and the Written Opinion of the International Searching Authority, or the Declaration, PCT/US2012/062542, date of mailing Dec. 14, 2012, 4 pages.
PCT Written Opinion of the International Searching Authority, PCT/US2012/062542, date of mailing Dec. 14, 2012, 6 pages.
PCT Communication in Cases for Which No Other Form is Applicable, date of mailing Jan. 21, 2013, 1 page.
PCT Written Opinion of the International Searching Authority, PCT/US2012/062542, Jan. 21, 2013, 2 pages.
EP Response to the Communication pursuant to Rule 161(1) and 162 EPC, filed on May 24, 2012, 30 pages.
Office Action dated Apr. 19, 2013; for JP Pat. Appl. No. 2012-502088, 5 pages.
Response to Office Action from Japanese Patent Office dated Apr. 19, 2013 as filed on Jul. 19, 2013 for Application No. 2012-502088.
Examiner's Report dated Jul. 15, 2013 from Canadian Patent Office for Application No. 2,753,518.
Response to Examiner's Report dated Jul. 15, 2013 from Canadian Patent Office as filed on Dec. 20, 2013 for Application No. 2,753,518.
EPO Notice of intention to Grant dated Feb. 28, 2013 for Application No. 10 713 384.5.
EPO Response to Notice of Intention to Grant dated Feb. 28, 2013 as filed on Jun. 28, 2013 for Application No. 10 713 384.5.
Allowance Decision of Examination dated Dec. 18, 2013 from Taiwanese Patent Office for Application No. 099107808.
Allowance Report dated Aug. 12, 2013 from Japanese Patent Office for Application No. 2012-502088.
Office Action and Translation dated Aug. 12, 2013.
Response to Office Action filed on Oct. 18, 2013.
Bash et al,; “Improving Heat Transfer From a Flip-Chip Package;” Technology Industry; Email Alert RSS Feed; Hewlett-Packard Journal, Aug. 1997; 3 pages.
Carter; “‘Fuzz Button’ interconnects and microwave and mm-wave frequencies;” IEEE Seminar, London, UK; Mar. 1-7, 2000; 7 pages.
Decision of Rejection dated Jul. 30, 2008 from KR Pat. App. No. 10-2004-7003900.
Div. Application (with translation of amended claims) as filed on Dec. 1, 2008 and assigned App. No. 10-2008-7029396.
EP Search Report for 06021905.2; dated Feb. 9, 2007; 8 pages.
European Office Action dated Oct. 18, 2007 from EPO Pat. App. No. 06021905.2.
European Office Action dated Feb. 18, 2010 from EPO Pat. App. No. 06021905.2.
European Office Action dated Nov. 3, 2006 from EP Pat. App. No. 02800372.1.
International Preliminary Report on Patentability of the ISA for PCT/US2010/026861 dated Oct. 6, 2011.
Japanese Office Action dated Feb. 15, 2008 from JP Pat. App. No. 2003-533378.
Japanese Office Action dated Feb. 18, 2009 from JP Pat. App. No. 2003-533378.
Japanese Office Action dated Mar. 7, 2007 from JP Pat. App. No. 2003-533378.
Jerinic et al.; “X-Band “Tile” Array for Mobil Radar;” internal Raytheon Company publication; Spring 2003; 4 pages.
Korean Office Action dated Oct. 31, 2007 from KR Pat. App. No. 10-2004-7003900.
Korean Office Action dated Nov. 27, 2009 from KR Pat. App. No. 10-2008-7029396.
Korean Office Action dated Feb. 25, 2009 from KR Pat. App. No. 10-2008-7029396.
Marsh et al.; “5.4 Watt GaAs MESFET MMIC for Phased Array Radar Systems;” 1997 Workshop on High Performance Electron Devices for Microwave and Optoelectronic Applications, Nov. 24-25, 1997; pp. 169-174.
Notice of Allowance dated Feb. 2, 2007 from EP Pat. App. No. 02800372.1.
Notice of Allowance dated Nov. 3, 2010 from U.S. Appl. No. 12/482,061.
Notice of Trial Decision dated Mar. 23, 2010 from KR Pat. App. No. 10-2004-7003900.
Office Action dated Jun. 11, 2010 from U.S. Appl. No. 12/694,450.
Office Action dated Mar. 23, 2011 from U.S. Appl. No. 12/694,450.
PCT International Preliminary Examination Report and Written Opinion of the ISA for PCT/US2002/30677 dated Nov. 27, 2003; 10 pages.
PCT International Preliminary Examination Report and Written Opinion of the ISA for PCT/US2007/074795 dated Apr. 2, 2009; 7pages.
PCT Search Report of the ISA for PCT/US2007/074795 dated Dec. 19, 2007; 5 pages.
PCT Search Report of the ISA for PCT/US2010/026861 dated Jun. 18, 2010; 6 pages.
PCT Search Report of the ISA for PCT/US2010/049261 dated Feb. 7, 2011 Written Opinion of the ISA for PCT/US2010/049261 dated Feb. 7, 2011.
PCT Written Opinion of the ISA for PCT/US2007/074795 dated Dec. 19, 2007; 5 pages.
PCT Written Opinion of the ISA for PCT/US2010/026861 dated Jun. 18, 2010; 5 pages.
Puzella et al.; “Digital Subarray for Large Apertures;” slide presentation; internal Raytheon Company publication; Spring 2003; pp. 1-22.
Puzella et al.; “Radio Frequency Interconnect Circuits and Techniques;” U.S. Appl. No. 11/558,126, filed Nov. 9, 2006; 57 pages.
Response to European Office Action dated Oct. 18, 2007 filed in the EPO on Aug. 11, 2008 from EP Pat. App. No. 06021905.2.
Response to European Office Action dated Mar. 19, 2009 filed in the EPO on Nov. 19, 2009 from EP Pat. App. No. 06021905.2.
Response to European Office Action filed Jan. 12, 2007 from EP Pat. App. No. 02800372.1.
Response to Japanese Office Action filed Jul. 5, 2007 from JP App. No. 2003-533378.
Response to Japanese Office Action filed Jun. 19, 2009 from App JP App. No. 2003-533378.
Response to Korean Office Action filed Mar. 26, 2008 from KR Pat. App. No. 10-2004-7003900.
Response to Office Action of Dec. 1, 2010 from U.S. Appl. No. 12/694,450 dated Jan. 25, 2011.
Response to Office Action of Jun. 11, 2010 from U.S. Appl. No. 12/694,450 dated Sep. 21, 2010.
PCT Notification Concerning Transmittal of International Preliminary Report on Patentability of the ISA for PCT/US2012/062542 dated May 30, 2014 2 pages.
PCT Written Opinion of the International Searching Authority of the ISA for PCT/US2012/062542 dated May 30, 2014, 5 pages.
Office Action dated Jan. 9, 2014 for CA Pat. Appl. No. 2,663,800 3 pages.
Examiner's Report dated Oct. 17, 2014 from the Patent Office of the Cooperation Council for the Arab States of the Gulf corresponding to Appl. No. GC 2010-15500; 4 Pages.
Australian Examination Report dated Jan. 12, 2015 corresponding to Patent Appl. No. 2012340002; 3 Pages.
Taiwan Office Action (w/English Translation) dated Feb. 11, 2015 corresponding to Taiwan Patent Appl. No. 101141364; 15 Pages.
Related Publications (1)
Number Date Country
20120313818 A1 Dec 2012 US
Continuation in Parts (1)
Number Date Country
Parent 12484626 Jun 2009 US
Child 13295437 US