The invention relates to the general field of integrated circuits with particular reference to variable capacitors occupying minimum chip real estate.
LC or RC matching of networks is critical for some analog or RF circuits. Adjustment of capacitor values after the circuits are already in use is not possible. Once the capacitor value has been pre-set, subsequent fine tuning is not possible and an entirely new mask is needed for the capacitor portions of the circuit. Additionally, conventional flat capacitor designs tend to occupy large amounts of chip real estate, acting as a bottleneck for further circuit densification.
In the pre-integrated circuit era, one of the ways of providing an adjustable capacitor was the layout schematically shown in
The present invention discloses how the schematic circuit of
A routine search of the prior art was performed with the following references of interest being found:
In U.S. Pat. No. 5,350,705, Brassington et al. show a flat capacitor arrangement with common top plate. Aitken et al. in U.S. Pat. No. 6,088,258 shows a planarized interweave capacitor. In U.S. Pat. No. 5,604,145, Hashizume et al. disclose a planar capacitor process while in U.S. Pat. No. 5,744,385, Bojabri reveals a compensation technique for a parasitic capacitor.
It has been an object of at least one embodiment of the present invention to provide a capacitor for use in micro-electronic circuits.
Another object of at least one embodiment of the present invention has been that said capacitor be adjustable at the time that said micro-electronic circuits are being manufactured.
Still another object of at least one embodiment of the present invention has been that said capacitor be adjustable at the time that said micro-electronic circuits are being used in the field.
A further object of at least one embodiment of the present invention has been to provide a process for manufacturing said adjustable capacitor.
These objects have been achieved by forming a set of individual capacitors that share a common bottom electrode. The areas of the top electrodes of these individual capacitors are chosen to be in an integral ratio to one another so that they can be combined to produce any capacitance within a range of unit values. For example, if four capacitors whose areas are in the ratio of 5:2:1:1, are provided, then any capacitance in a range of from 1 to 9 can be generated, depending on how the top electrodes are connected. Such connections can be hard-wired within the final wiring level to provide a factory adjustable capacitor or they can be connected through field programmable devices to produce a field programmable capacitor,
a and 2b show initial steps for the process of the present invention.
We will disclose the present invention through a description of the process of the present invention. In the course of so doing, the structure of the present invention will also become apparent.
Referring now to
A base dielectric layer 22 is then deposited onto 21 and contact pad 26. Layer 22 could be any of several materials such as silicon oxide, TEOS (tetraethyl orthosilicate), or black diamond (methyl-doped porous silica), with any material having a low dielectric constant being preferred, and it is deposited to a thickness between about 1,000 and 10,000 Angstroms, with 2,000 being typical. This is followed by laying down etch stop layer 25 on layer 22. This layer is typically silicon nitride, but other materials such as silicon carbide could also have been used. It is deposited to a thickness between about 10 and 1,000 Angstroms following which second dielectric layer 23 is deposited on it. We will refer to layer 23 as a support dielectric layer.
We have usually used an oxide such as silicon oxide or TEOS for the support dielectric layer but other materials such as black diamond or silicon carbide could also have been used. It is deposited to a thickness between about 1,000 and 5,000 microns. Next, via hole 27 is etched through support dielectric layer 23 as well as etch stop layer 25 and base dielectric layer 22, thereby exposing contact pad 26.
After deposition of a barrier layer (not shown) in via hole 27 it is overfilled with tungsten and then planarized so as to remove all tungsten not inside via 27, resulting in the formation of tungsten via 35 (
Referring now to
This is followed by the deposition of high dielectric constant material layer 32 on common capacitor electrode 11 and then patterning layer 32 to make sure that it fully overlaps common capacitor electrode 11. Examples of layer 32 material include, but are not limited to, silicon nitride, tantalum oxide, hafnium oxide, and aluminum oxide. It was deposited to a thickness between about 30 and 300 Angstroms.
We refer now to
Referring next to
The process of the present invention concludes by describing two possible embodiments that differ in how final connections are made to the capacitor top electrodes. For example, to provide a capacitor having a value of 6 units of capacitance, connections 61 and 62 need to be closed, as shown in
In a first embodiment a metal layer (not shown) is laid down on layer 53 and then patterned to make permanent (hard-wired) connections to electrode 153 and either of the electrodes 151. In a second embodiment, a contact wire (not shown) is provided near each contact, such as 54, and then connected to it through a field programmable device. This results in a field programmable capacitor whose value can be adjusted at the time that it is needed in the field. Examples of possible field programmable devices include fusible links, anti-fuses, resistors, capacitors, and pass transistors.
We conclude our description of the present invention by noting that we have elected to vary capacitance values by introducing differences in area. This could also have been accomplished by use of more than one dielectric film thickness, by use of more than one dielectric material (each having different dielectric constants), or by any combination of these three possibilities.
This is a division of patent application Ser. No. 10/132,337, filing date Apr. 25, 2002, now U.S. Pat. No. 6,689,643.
Number | Name | Date | Kind |
---|---|---|---|
5172201 | Suizu | Dec 1992 | A |
5350705 | Brassington et al. | Sep 1994 | A |
5604145 | Hashizume et al. | Feb 1997 | A |
5744385 | Hojabri | Apr 1998 | A |
5913126 | Oh et al. | Jun 1999 | A |
6088258 | Aitken et al. | Jul 2000 | A |
6255161 | Lin | Jul 2001 | B1 |
6268620 | Ouellet et al. | Jul 2001 | B1 |
6281541 | Hu | Aug 2001 | B1 |
6391707 | Dirnecker et al. | May 2002 | B1 |
6417535 | Johnson et al. | Jul 2002 | B1 |
6448604 | Funk et al. | Sep 2002 | B1 |
6461911 | Ahn et al. | Oct 2002 | B1 |
6630380 | Joy et al. | Oct 2003 | B1 |
6646323 | Dirnecker et al. | Nov 2003 | B1 |
6661069 | Chinthakindi et al. | Dec 2003 | B1 |
6765255 | Jin et al. | Jul 2004 | B1 |
6825080 | Hu et al. | Nov 2004 | B1 |
20020135009 | Ohnishi et al. | Sep 2002 | A1 |
Number | Date | Country |
---|---|---|
1 359 607 | Nov 2003 | EP |
Number | Date | Country | |
---|---|---|---|
20040147087 A1 | Jul 2004 | US |
Number | Date | Country | |
---|---|---|---|
Parent | 10132337 | Apr 2002 | US |
Child | 10755495 | US |