Direct Rambus, “RIMM Module 128 Mbytes (64M ×16/18),” Rambus Inc., Advance Information, Oct. 1997, pp. 1-15. |
“Direct Rambus Technology: The New Main Memory Standard,” Richard Crisp, IEEE Micro, Nov./Dec. 1997, pp. 18-28. |
“1.6 GB/Sec Memory,” Direct Rambus Technology Disclosure, Oct. 15, 1997, pp. 1-16. |
“1M ×16Bit ×4 Banks Double Data Rate Synchronous DRAM with Bi-directional Data Strobe,” Samsung Electronics, Rev. 0.5 Jun. 1997. |
“RIMM Serial Presence Detect Application Note,”Rambus Inc., Advance Information, Oct. 1997, pp. 1-7. |
“Direct RDRAM 64/72-Mbit (256Kx 16/18x16d),” Rambus Ins., Advance Information, Oct. 1997, pp. 1-48. |
“Direct Rambus Memory Controller,” Rambus Inc., Feb. 4, 1998, pp. 1-2. |
“Base/Concurrent Rambus Layout Guide,” Rambus Inc., Jan. 1998, pp. 1-22, Appendix pp. A1-A4. |
“Concurrent RDRAM User Guide,” Rambus Inc., Nov. 1997, pp. 1-29. |
“Rambus Memory Controller,” Rambus Inc., Oct. 15, 1996, version 2.0, pp. 1-74. |
Draft Standard for A High-Speed Memory Interface (Synclink), IEEE Standards Department, (unapproved draft), 1996, pp. 1-56. |
“400 Mb/s/pin SLDRAM, 4M ×18 SLDRAM Pipelined, Eight Bank, 2.5V Operation,” Draft/Advance, SLDRAM Consortium, Sep. 22, 1997, pp. 1-59. |
“Main Memory Roadmap,” Feb. 25, 1998 pp. SLDRAM. |
“SLDRAM Architectural and Functional Overview,” Peter Gillingham, MOSAID Technologies, Inc., SLDRAM Consortium, Aug. 29, 1997, pp. 1-14. |