All-electron battery having area-enhanced electrodes

Abstract

Improved energy storage is provided by exploiting two physical effects in combination. The first effect can be referred to as the All-Electron Battery (AEB) effect, and relates to the use of inclusions embedded in a dielectric structure between two electrodes of a capacitor. Electrons can tunnel through the dielectric between the electrodes and the inclusions, thereby increasing the charge storage density relative to a conventional capacitor. The second effect can be referred to as an area enhancement effect, and relates to the use of micro-structuring or nano-structuring on one or both of the electrodes to provide an enhanced interface area relative to the electrode geometrical area. Area enhancement is advantageous for reducing the self-discharge rate of the device.

Description

FIELD OF THE INVENTION

This invention relates to energy storage.

BACKGROUND

Energy storage is a crucial component of a large number and variety of electronic devices, particularly for mobile devices and vehicles. Energy storage devices have been based on a wide variety of physical effects. For example, electric fields can be employed to store energy in capacitors, and chemical reactions (involving ion motion) can be employed to store energy in batteries. However, energy storage in a capacitor can be limited by the device geometry (e.g., 2-D capacitor plates having limited area), and batteries can have a slow response time due to the ion motion inherent in electrochemical reactions.

Battery powered devices such as hybrid or electric vehicles are often limited in performance by the low energy stored per weight in batteries. Batteries have low storage density due to the large size and weight of the ions stored in the batteries. Slow ion transport in batteries also causes slow charge and discharge performance. Furthermore, the reliance of existing batteries on ionic transport causes high degradation rates of the batteries.

Accordingly, it would be an advance in the art to provide energy storage having higher energy density than a capacitor, faster charge/discharge than a battery and/or much longer lifetime than a battery.

SUMMARY

Improved energy storage is provided by exploiting two physical effects in combination. The first effect can be referred to as the All-Electron Battery (AEB) effect, and relates to the use of inclusions embedded in a dielectric structure between two electrodes of a capacitor. Electrons can tunnel through the dielectric between the electrodes and the inclusions, thereby increasing the charge storage density relative to a conventional capacitor. The second effect can be referred to as an area enhancement effect, and relates to the use of micro-structuring or nano-structuring on one or both of the electrodes to provide an enhanced interface area relative to the electrode geometrical area. Area enhancement is advantageous for reducing the self-discharge rate of the device.

Applications include electric vehicle energy storage (EV or PHEV battery), portable electronics (laptop, cell phone, etc.), and troop gear/weapons, where the advantages include high energy density storage (possibly greater than 250 Whr/kg), high power density storage (˜10⁸ W/kg), fast charge/discharge rate, and low degradation over time because there are no chemical reactions. Further advantages include no moving atoms/ions, and no risk of catastrophic, unsafe failure.

The present approach relates to a capacitor and an electron battery having very high storage density. Because the present approach relies on electrical energy stored as electrons instead of ions, small and light devices with high storage capacities are provided. Furthermore, electron transport allows for fast charge and discharge. The present solid-state devices can also have improved lifetime relative to existing energy storage devices. In this approach, energy storage is via electrons in bulk, as opposed to surface charges (e.g., conventional capacitors) or ions (e.g., batteries).

BRIEF DESCRIPTION OF THE DRAWINGS

FIG. 1 shows an embodiment of the invention.

FIG. 2 shows another embodiment of the invention.

FIG. 3 shows a further embodiment of the invention.

FIG. 4 shows a detail view of an embodiment of the invention.

FIG. 5 shows several kinds of inclusion suitable for use in embodiments of the invention.

FIGS. 6 a-b shows examples of the use of inclusions of different size in connection with embodiments of the invention.

FIGS. 7 a-e show a first fabrication sequence for an embodiment of the invention.

FIGS. 8 a-b show final steps of a second fabrication sequence for an embodiment of the invention.

FIG. 9 shows the final step of a third fabrication sequence for an embodiment of the invention.

FIG. 10 a shows a control structure for experiments relating to principles of the invention.

FIG. 10 b shows I-V data for the control structure of FIG. 10a.

FIG. 11 a shows a test structure relating to principles of the invention.

FIGS. 11 b-f show experimental data from the test structure of FIG. 11a.

DETAILED DESCRIPTION

FIG. 1 shows an embodiment of the invention. In this example, an electrode 106 includes micro-structured or nano-structured features, one of which is referenced as 108. These electrode features provide an increased interfacial area (i.e., active area) relative to the electrode geometrical area. An insulating layer 104 is disposed on top of electrode 106. Inclusions are disposed on top of insulating layers 104. One of these inclusions is referenced as 110. The inclusions are surrounded by insulating layers, one of which is referenced as 112. A second electrode 102 is disposed such that a dielectric structure is disposed between the electrodes. In this example, the dielectric structure includes layers 104 and 112. The inclusions are disposed in this dielectric structure.

The inclusions are capable of transferring electrons to or from at least one of the electrodes by tunneling through the dielectric structure. Energy can be stored by establishing a charge separation between the inclusions, and energy can be provided by using this charge separation as an energy source.

FIGS. 2 and 3 show some alternative geometrical possibilities. More specifically, the example of FIG. 2 is like the example of FIG. 1, except that the interdigitated electrode 102 of FIG. 1 is replaced with a planar electrode 204 on FIG. 2, and the dielectric structure of FIG. 2 includes a dielectric filler region 202. The example of FIG. 3 is like the example of FIG. 2, except that the top electrode 302 on FIG. 3 is nanostructured and there are also inclusions near this electrode. Several layers of inclusions surrounded by dielectric layers may be disposed on top of one or both electrodes.

As indicated above, the point of micro-structuring or nano-structuring one or both electrodes of the device is to provide an electrode area enhancement. The purely geometric effect can be parameterized by the area enhancement ratio a=A_i/A_g, where A_i is the interfacial area (i.e. active area) and A_g is the geometrical area. The capacitance will increase proportionally to the area enhancement factor:C=∈∈₀A_i/d∈∈₀αA_g/d  (1)

One possible embodiment of a nanowire electrode all electron battery uses conductive NiSi nanowires on the electrodes to increase the interfacial area, although it is understood that any conductive material would suffice. The NiSi nanowire growth process is well understood and can produce an area enhancement factor of a˜50-100.

An advantage of nanostructured electrodes is that it will bring down cost, since the cost of fabricating the AEB scales with the geometric area deposited, but with nanostructured electrodes, the energy density per geometric area will be higher by a factor of a. Preferably, the area enhancement factor is 1.5 or more. More preferably, this factor is 5 or more, and still more preferably, this factor is 10 or more.

Another advantage of using nanostructured electrodes is that the self-discharge rate will be lower by a factor that scales exponentially with a. The AEB is inherently suited for delivering high power density, since thin tunneling layers permit fast charge/discharge. A naively engineered AEB would suffer from unreasonably high rates of self-discharge for the same reason.

Assuming there are no deleterious side reactions and self-discharge occurs only by leakage current by discharge through the shunt resistance of the capacitor, the leakage current can be calculated given the resistivity of the material. The result is that the amount of charge stored on a parallel plate capacitor decays exponentially with time according to:

$\begin{array}{cc}Q\left(t\right)=Q_0{e}^{-t/\mathrm{RC}}=Q_0\exp \left[-\frac{t}{\rho {\mathrm{\varepsilon \varepsilon }}_0}\right]& \left(2\right)\end{array}$ where Q₀ is the initial charge, t is the time, C is the capacitance, and R is the resistance of the dielectric of resistivity ρ and permittivity ∈. If we nanostructure the electrode, we can attain an area enhancement factor of up to a=A_i/A_g˜10² as discussed above. In this case, the product RC becomes

$\begin{array}{cc}\mathrm{RC}=\left[\frac{\rho d}{A_g}\right]\left[\frac{{\mathrm{\varepsilon \varepsilon }}_0{A}_i}{d}\right]=a\rho {\mathrm{\varepsilon \varepsilon }}_0& \left(3\right)\end{array}$ where d is the thickness separating the electrodes. Therefore, the charge loss in terms of a is given by:

$\begin{array}{cc}Q\left(t\right)=Q_0{e}^{-t/\mathrm{RC}}=Q_0\exp \left[-\frac{t}{a\rho \varepsilon {\varepsilon }_0}\right]& \left(4\right)\end{array}$

To meet a specification of no more than 15% self-discharge per month, the product aρ∈ must be greater than 10¹⁸ Ω·m. As the resistivity of insulators such as SiO₂ is approximately 10¹⁴ Ω·m, we conclude that ac must be greater than 10000. As discussed above, nanowire electrodes allow an area enhancement of a˜10². Therefore, the self-discharge requirement implies ∈ must be at least 10². Permittivity values this high or higher are readily attainable, whereas a permittivity of 10⁴ or more is difficult to obtain and tends to occur only in materials with other disadvantageous properties such as low breakdown strength, low temperature tolerance, and low energy density.

Atomic layer deposition (ALD) is well suited to coat high aspect ratio structures and complex geometries, whereas PVD techniques tend to be limited by line-of-sight deposition. Therefore, chemical vapor deposition techniques such as ALD are the preferred deposition mechanism for the layer of dielectric that interfaces with microstructured electrodes.

A noteworthy feature of the present device is that it tends to be large compared to microelectronic switching devices, such as transistors, although still small relative to conventional batteries. Such size follows from its purpose of storing energy. Preferably, the electrodes each have a geometrical area of 1 μm² or greater. Another typical feature of embodiments of the invention is operation at relatively high voltages. Preferably, charge separation between the inclusions is established by application of a voltage of 5V or more between the electrodes. Another noteworthy feature of some embodiments of the invention is that AEBs are preferably two terminal devices, where the only external device terminals are the electrodes on either side of the dielectric structure.

Embodiments of the invention can provide high charge storage density. To quantify this point, it is convenient to define the volume averaged charge separation density as follows: In a charged device having N extra electrons near one of its terminals and N missing electrons (e.g. holes) near the other terminal, and a volume between the terminals of V, the volume averaged charge separation density is N/V. Preferably, the volume averaged charge separation density can be 10⁻⁴ e⁻/nm³ or greater when a charge separation is present between the inclusions (i.e., when the AEB is in an energy storing state).

Important design parameters for AEBs include some or all of the following parameters: electrode area enhancement factors, the spacing between electrodes and inclusions, the spacing between inclusions, the size, shape, and number density of inclusions, the tunneling energy barrier between electrodes and inclusions, the tunneling energy barrier between inclusions, dielectric constants, and work functions. The charge and discharge rates and storage capacities of the devices can be selected by appropriate geometrical design and material choice. Charge and discharge rates depend on the gaps between inclusions and the dielectric constant of the dielectric material, therefore the rates can be altered by changing the distances between inclusions, and/or the dielectric constant. Charge and discharge rates further depend upon the electron affinity of the dielectric material and of the inclusions.

FIG. 4 shows a detail view of an embodiment of the invention. In this example, the inclusions are organized as functional layers disposed in or on the dielectric structure. More specifically, functional layers 402 and 406 are disposed near a micro-structured electrode 106, and functional layers 424 and 428 are disposed near a planar electrode 204. Insulating layers 422 and 104 separate functional layers 424 and 402 from electrodes 204 and 106 respectively. An insulating barrier layer 426 is disposed between functional layers 424 and 428. An insulating barrier layer 404 is disposed between functional layers 402 and 406. Thus, the dielectric structure in this example includes multiple dielectric layers (i.e., layers 104, 404, 202, 422, and 426). Functional layers can be metallic or be semiconductors and can contain embedded inclusions having an electron affinity that is higher than the electron affinity of the dielectric structure.

The inclusions can be arranged to provide a work function gradient for the inclusions, e.g., by providing an inclusion size and/or material composition gradient. The functional layers can include different materials having different work functions, and can be disposed to form a Fermi level gradient. The functional layers can include one or more materials having an electron affinity that is lower than an electron affinity of part or all of the dielectric structure.

This example includes, as a preferred feature, vertical stacking of inclusions. Each of the functional layers is capable of storing an amount of charge by itself, therefore the device with functional layers is capable of storing a larger amount of charge. Since the voltage of these functional layers stacked in series is additive, and the energy density scales with the square of the voltage, a substantially higher energy density can be achieved.

In one embodiment, an energy storage device has inclusions of varying sizes. Preferably, large inclusions are placed near one electrode and smaller inclusions are placed near an opposing electrode. Charge is preferentially stored in the larger inclusions. The gradient in the size distribution allows polarization of the inclusions, even when the cell is neutral (e.g., a larger inclusion can be polarized due to its proximity to a smaller inclusion). When the device is charged, the excess charge is preferentially contained in the larger inclusion, thereby increasing the stored charge. It is noted that the inclusions can have a wide range of sizes. In particular, the larger inclusions can be nanowires, quantum wells, and/or bulk inclusions, while the smaller inclusions can be as small as an individual atom.

In another embodiment, the inclusions are made of different materials. Additionally, a first inclusion can be made from a material with a greater work function than a second inclusion. Electron transfer results from the Fermi level difference between materials in proximity, so a greater polarization can be achieved with a greater difference in Fermi level.

These principles can be better appreciated in view of the following more detailed example relating to FIG. 4. In this specific example, a size gradient is employed. Inclusions in functional layer 402, one of which is referenced as 412, are larger than inclusions in functional layer 406 (one of which is referenced as 416). Similarly, inclusions in functional layer 428, one of which is referenced as 438, are larger than inclusions in functional layer 424 (one of which is referenced as 434). These size gradients provide a continuous change in work function across functional layers 424 and 428, and across functional layers 402 and 406 because work function decreases as size decreases for quantum-confined inclusions.

In this example, the thickness of functional layers 402, 406, 428 and 424 is preferably in a range from 0.3 nm to 300 μm. Dielectric filler layer 202 preferably has a thickness in a range of 1 nm to 500 μm and having a relatively high electron affinity, relatively high bandgap and relatively high breakdown voltage. The bandgap of layer 202 may be above 1 eV and is preferably above 4 eV. The breakdown field for layer 202 is preferably above 1 MV/cm and more preferably above 3 MV/cm.

Electrode 204 preferably has a relatively small work function φ_s (i.e., φ_s below 4 eV and more preferably below 3 eV). Some exemplary materials useful for electrode 204 include but are not limited to: Zn, Li, Na, Mg, K, Ca, Rb, Sr, Ba, Cs, doped diamond and Y. Electrode 106 is micro-structured as described above and has a relatively large work function φ_l (i.e., φ_l above 4.5 eV and more preferably above 5.5 eV). Some exemplary materials useful for electrode 106 include but are not limited to: Au, Pt, W, Al, Cu, Ag, Ti, Se, Ge, Pd, Ni, Co, Rh, Ir and Os.

Inclusion size gradients are highly polarizable using high density of state (DOS) materials including but not limited to: Ni, Pt, Cu, Ag, Au and Ir as inclusion materials. Inclusions are preferably chemically stable in the dielectric structure material (e.g. doesn't oxidize if the matrix material is an oxide). Some examples of materials useful for the dielectric layers include, but are not limited to: Al₂O₃, Si, TiO₂, Ti-nitride, Ti-oxynitride, Ge, ZnO, ZrO₂, HfO₂, SiO₂, Si₃N₄, Y₂O₃, BaTiO₃, SrO, SrTiO₃, and mixtures or combinations thereof. Materials useful for the inclusions include metals such as Pt, Au, Ni, Ag, W, Ti, Al, Cu, Pd, Cs, Li, Na, K, Y, Sr and Ba. Further examples of materials useful for the inclusions include low bandgap semiconductors such as PbSe, PbS, ZnS, CdSe, CdS, ZnSe, Ge, Si, Sn and conductive oxides such as RuO₂. Insulating layer 202 can be made from materials including but not limited to: ZnS, TiO₂, Al₂O₃, ZrO₂, Y₂O₃, HfO₂, Si₃N₄, SiO₂, other oxides, nitrides, sulfides, and selenides.

FIG. 5 shows several kinds of inclusion suitable for use in embodiments of the invention. More specifically, inclusions can be bulk materials, or they can be quantum confined in one dimension (quantum well 506), two dimensions (quantum wire 504), and/or three dimensions (quantum dot 502). The size below which quantum confinement effects become significant depends on the material, but it is typically about 2-10 nm in metals and about 5-40 nm in semiconductors. Thus metallic inclusions having size greater than 10 nm in all three dimensions are likely to effectively have bulk material properties. Similarly, semiconductor inclusions having size greater than 40 nm in all three dimensions are likely to effectively have bulk material properties. The use of quantum dot inclusions (e.g., metal dots having all dimensions 10 nm or less and/or semiconductor dots having all dimensions 40 nm or less), as in the preceding examples, is preferred but not required.

FIGS. 6 a-b shows examples of the use of inclusions of different size in connection with embodiments of the invention. In the example of FIG. 6a, a relatively large inclusion 604 is surrounded by smaller inclusions 602. In the example of FIG. 6b, a relatively small inclusion 606 is surrounded by larger inclusions 602. As indicated above, such size gradients allow for the creation of helpful work function gradients in AEBs.

FIGS. 7 a-e show a first fabrication sequence for an embodiment of the invention. FIG. 7a shows the results of the first step of this example, which is formation of vertical metal nanowires (one of which is referenced as 108) on electrode 106. Suitable fabrication methods include, but are not limited to: Vapor-Liquid-Solid (VLS) growth techniques, optical and/or e-beam lithography, nanosphere lithography, and electroplating through a porous membrane (e.g., a polycarbonate track-etched membrane). VLS techniques start with a solid catalyst particle and a vapor reactant. The vapor lands on the solid, diffuses through it, and forms a solid beneath the catalyst particle, resulting in a wire of diameter approximately equal to the catalyst diameter.

FIG. 7 b shows the result of the second step of this example, which is deposition of an insulating layer 104. Any insulator deposition method can be employed, although chemical vapor deposition is preferred as indicated above.

FIG. 7 c shows the result of the third step of this example, which is deposition of quantum dots, one of which is referenced as 110. Any quantum dot deposition technique can be employed, including but not limited to vapor deposition, self-assembly, and processing of colloidal quantum dots. Optionally, the second and third steps can be repeated one or more times to form a multi-layered structure (e.g., as in the example of FIG. 4).

FIG. 7 d shows the result of the fourth step of this example, which is deposition of an insulating passivation layer on top of the quantum dots, part of which is referenced as 112. Any insulator deposition method can be employed, although chemical vapor deposition is preferred as indicated above.

FIG. 7 e shows the result of the fifth step of this example, which is deposition of metal to form an interdigitated top electrode 102. Any metal deposition method can be employed, including but not limited to: vapor phase deposition and electroless plating.

FIGS. 8 a-b show final steps of a second fabrication sequence for an embodiment of the invention. In this second sequence, the first four steps are as described in connection with FIGS. 7a-d. FIG. 8a shows the result of the fifth step of this example, which is deposition of a dielectric filler region 202 on the structure of FIG. 7d. Any insulator deposition method can be employed, although chemical vapor deposition is preferred as indicated above. Optionally, the steps of FIGS. 7d and 8a can be combined into a single insulator deposition step. FIG. 8b shows the result of the sixth step of this example, which is deposition of an electrode 204 on top of the dielectric filler region 202. Any method for depositing metal electrodes on an insulator can be employed.

FIG. 9 shows the final step of a third fabrication sequence for an embodiment of the invention. In this third sequence, the first five steps are as described in connection with FIGS. 7a-d and 8a. FIG. 9 shows the result of the sixth step of this example, which is performing insulator to insulator bonding of two structures as in FIG. 8a along a bond line 902 to provide an AEB having two nano-structured electrodes. Suitable bonding methods include but are not limited to: sintering, heat treatment with a low melting point metal (which can be regarded as analogous to low temperature soldering), and vapor phase deposition.

FIG. 10 a shows a control structure for experiments relating to principles of the invention. In this example, a voltage source 1002 provides input to a control sample via a Pt/Ir Atomic Force Microscope (AFM) tip 1004. The control sample includes a quartz substrate 1018, a Cr layer 1016 and a Pt layer 1014 which together form the bottom electrode of this sample, a 10 nm thick ZrO₂ insulating layer 1012, a 10 nm thick conductive Pt layer 1010, a 10 nm thick ZrO₂ insulating layer 1008, and a Pt top electrode 1006. This control structure is basically two capacitors in series.

FIG. 10 b shows I-V data for the control structure of FIG. 10a. The solid line shows results for a voltage sweep rate of 7.8 V/s, and the dotted line shows results for a voltage sweep rate of 8.8 V/s. As expected, more current flows at the higher sweep rate, because capacitor current I is given by I=CdV/dt, where C is the capacitance.

FIG. 11 a shows a test structure relating to principles of the invention. In this example, a voltage source 1101 provides input to a test sample via a Pt/Ir AFM tip (not shown). The test sample includes a quartz substrate 1126, a Cr layer 1124 and a Pt layer 1122 which together form the bottom electrode of this sample, a 10 nm thick ZrO₂ insulating layer 1120, a 10 nm thick conductive Pt layer 1118, a 2 nm thick ZrO₂ insulating layer 1116, a 10× Pt quantum dot layer 1114, a 10 nm thick ZrO₂ insulating layer 1112, a 10 nm thick conductive Pt layer 1110, a 2 nm thick ZrO₂ insulating layer 1108, a 10× Pt quantum dot layer 1106, a 10 nm thick ZrO₂ insulating layer 1104, and a Pt top electrode 1102. Here, “10×” indicates that 10 ALD cycles of Pt were performed to form Pt islands of on average 1.7 nm in diameter with a number density of 3.2×10¹² particles per cm². This experiment demonstrates AEB behavior that is relevant here, even though the electrodes of this test structure are planar as opposed to be being micro-structured or nano-structured.

The experimental signature of the AEB effect is a peak in the I-V curve obtained during a sweep of applied voltage. FIG. 11b shows a representative example. In this example, a substantial I-V peak is seen as the voltage is swept from 10 V to −10 V at a sweep rate of 3906 V/s. This peak is attributed to the release of charge that was stored in the device as a result of bringing it to the initial condition of 10 V bias. Quantitative analysis of such I-V peaks provides the basis for experimental estimates of power and energy storage density. More specifically, FIG. 11c shows raw peak data for the structure of FIG. 11a, and FIG. 11d shows corresponding energy density results.

FIGS. 11 e and 11f show comparative energy and power density results for the control structure of FIG. 10a and the test structure of FIG. 11a. The “charging voltage” on these plots is defined as follows. Voltage sweeps were performed from X volts to 10 volts, where X is the charging voltage and is negative. The voltage range from X to 0 volts acts to charge the device, while the voltage range from 0 to 10 V is the discharge range. Stored energy/power is seen to increase on these plots as the charging voltage is made more negative (i.e., the device is more completely charged).

The preceding description has been by way of example as opposed to limitation, and many variations of the given examples can be employed to practice the invention. For example, practice of the invention does not depend critically on the fabrication sequences and/or methods employed. As another example, the size gradient of inclusions may be combined with a material gradient of inclusions, and they may be arranged in any fashion. As a further example, the inclusions may have any shape such as a sphere, cone, pyramid, or approximately two-dimensional shape such as a triangle or circle. As yet another example, many layers of inclusions, each inclusion being surrounded by a dielectric layer, may be included on one or both electrodes. In another example, a nanostructured template can be used to provide the conductive nanostructured electrode(s) rather than directly making the electrode nanostructured by nanowire growth. For example, an insulating nanostructured material such as anodic alumina can be used as a template, and electrodes can be formed by depositing a conductive electrode layer on such a micro- or nano-structured template.

Claims

1. An electrostatic solid-state energy storage device comprising: a first electrode;a second electrode;a dielectric structure disposed between said first and second electrodes; andtwo or more inclusions disposed in said dielectric structure and capable of transferring electrons to or from at least one of said electrodes by tunneling through said dielectric structure;wherein at least one of said first and second electrodes is vertically micro-structured to provide a greater active area than geometrical area;wherein said device is capable of storing energy by establishing a charge separation between said inclusions, and wherein said device is capable of providing energy by using said charge separation as an energy source.

2. The device of claim 1, wherein at least one of said first and second electrodes has an active area to geometrical area ratio of 1.5 or more.

3. The device of claim 1, wherein said device is a two-terminal device having only said first and second electrodes as external terminals.

4. The device of claim 1, wherein said first and second electrodes each have a geometrical area of 1 μm2 or greater.

5. The device of claim 1, wherein said charge separation between said inclusions is established by application of a voltage of 5V or more between said first and second electrodes.

6. The device of claim 1, wherein a volume averaged charge separation density of said device when said charge separation is present is 10−4 e−/nm3 or greater.

7. The device of claim 1, wherein said inclusions are selected from the group consisting of: quantum well, quantum wire, quantum dot, and bulk material.

8. The device of claim 1, wherein said inclusions are arranged according to size to provide a smooth work function gradient of said inclusions.

9. The device of claim 1, wherein a first of said inclusions is surrounded by several others of said inclusions each having a smaller size than said first inclusion.

10. The device of claim 1, wherein a first of said inclusions is surrounded by several others of said inclusions each having a larger size than said first inclusion.

11. The device of claim 1, wherein some or all of said inclusions are organized as functional layers disposed in or on said dielectric structure.

12. The device of claim 11, wherein said functional layers comprise different materials having different work functions, and wherein said functional layers are disposed to form a Fermi level gradient.

13. The device of claim 11, wherein said functional layers comprise a material having an electron affinity that is lower than an electron affinity of part or all of said dielectric structure.

14. The device of claim 11, wherein two or more of said functional layers are arranged in a multi-layer stack and separated from each other by one or more barrier layers.

15. The device of claim 1, wherein said dielectric structure comprises two or more dielectric layers.