Number | Name | Date | Kind |
---|---|---|---|
4942536 | Watanabe et al. | Jul 1990 | |
5065335 | Yokota et al. | Nov 1991 | |
5067091 | Nakagawa | Nov 1991 | |
5164908 | Igarashi | Nov 1992 |
Entry |
---|
"Drafting of Logical Circuit Diagram by Utilizing Signal Probability" by Nagai et al., 31st National Conference (Second Half of 1985) of the Information Processing Society of Japan, pp. 1557-1558. |
"Binary Decision Diagrams" by S. B. Akers, IEEE Transactions on Computers, vol. C-27, No. 6, Jun. 1978, pp. 509-516. |