Brayton et al., "Multilevel Logic Synthesis", IEEE, vol. 78, No. 2, Feb. 90, pp. 264-300. |
Augustin et al., "Verification of VHDL Design Using VAL", IEEE, 1988, pp. 48-53. |
Sheldon B. Akers, "Binary Decision Diagrams," IEEE, 1978, pp. 509-516. |
Bostick, D. et al. "The Boulder Optimal Logic Design System," Proc. of Int'l Conf. on CAD, Nov. 1987, pp. 62-65. |
Cheng, K.-T. and Entrena, Luis A., "Multi-Level Logic Optimization by Redundancy Addition and Removal," Proc. European Conf. on Design Automation (EDAC-93), Feb. 1993, pp. 373-377. |
Entrena, Luis A. and Cheng, K.-T., "Sequential Logic Optimization by Redundancy Addition and Removal," Proc. of Int'l Conf. on CAD, 1993, pp. 310-315. |
Cho et al., "Redundancy Identification and Removal based on Implicit State Enumeration," IEEE, pp. 77-80. |