Youn-Long Lin et al., “A Detailed Router Based On Simulated Evolution”, Proc. of International Conference on Computer Aided Design, pp. 38-41, 1988. |
F. Rubin, “The Lee Path Connection Algorithm”, IEEE Transactions on Computers, vol. c-23, No. 9, pp. 907-914, Sep. 1974. |
K. Roy-Neogi et al., Multiple FPGA Partitioning with Performance Optimization, International Symposium on Field Programmable Gate Arrays, pp. 146-152, Feb. 1995.* |
H.-J. Jang et al., A Grid-based Approach for Connectivity Binding with Geometric Coast, IEEE/ACM International Conference on Computer-Aided Design, pp. 94-99, Nov. 1993.* |
Z. Moosa et al., An investigation of Iterative Routing Algorithms, Proceedings of the 1995 Design Automation Conference, pp. 91-96, Sep. 1995.* |
J. Criado et al., CANAL: An efficient Program for Channel Routing, Mediterranean Electrochemical Conference, pp. 320-323, Apr. 1989.* |
D. Theune et al., HERO: Hierarchical EMC-constrained Routing, 1992 IEE/ACM International Conference on Computer-Aided Design, pp. 468-472, Nov. 1992.* |
J. Soukup, Maze Router Without a Grid Map, 1992 IEEE/ACM International Conference on Computer-Aided Design, pp. 382-385, Nov. 1992.* |
K. -F. Liao et al., Boundary Single-Layer Routing with Movable Terminals, Computer-Aided Design of Integrated Circuits, pp. 1382-1391, Nov. 1991.* |
K. -E. Chang, Efficient Algorithms of Wiring Channels With Movable Terminals, IEEE Transactions on Computer-Aided Design of Integrated Circuits adn Systems, pp. 1059-1063, Jul. 1993.* |
Y.-L. Lin et al., SILK: A Simulated-Evolution Router, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 1108-1114, Oct. 1989.* |
Youn-Long Lin et al., A Detailed Router Based on Simulated Evolution, IEEE International Conference on Computer-Aided Design, pp. 38-41, Nov. 1988.* |
E.P. Huijbregts et al., On Design Rule Correct Maze Routing, European Design and Test Conference, pp. 407-411, Feb. 1994.* |
J. Lienig et al., Routing Algorithms for Multi-Chip Modules, European Design Automation Conference, pp. 286-291, Sep. 1992.* |
M. Mogaki et al., A Layout Improvement Method Based on Constraint Propagation for Analog LSI's, pp. 510-513, Jun. 1991.* |
Le-Chin Liu et al., Chip-level Area Routing, 1998 International Symposium on Physical Design, pp. 197-204, Apr. 1998.* |
H. Keshk et al., Amon: A Parallel Slice Algorithm for Wire Routing, Proceedings of the 9th ACM International Conference on Supercomputing, pp. 200-208, Jul. 1995.* |
J. Huang et al., An Efficient Timing-driven Global Routing Algorithm, Proceedings of the 30th International Conference on Design Automation, pp. 596-600, Jun. 1993.* |
W.K. Luk et al., Hierarchical Global Wiring for Custom Chip Design, Proceedings of the 23rd ACM/IEEE Conference on Design Automation, pp. 481-489, Jun. 1986.* |
Hsiao-Pin Su et al., A Timing-Driven Soft-Macro Placement and Resynthesis Method In Interaction with Chip Floorplanning, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, pp. 475-483, Apr. 1999.* |
H. Shirota et al., A New Ript-up and Reroute Algorithm for Very Large Scale Gate Arrays, IEEE 1996 Custom Integrated Circuits Conference, pp. 171-174, May 1996.* |
Ping-San Tzeng et al., Codar: A Congestion-Directed General Area Router, IEEE International Conference on Computer-Aided Design, pp. 30-33, Nov. 1988. |