Patent Grant
10187972
This patent application relates generally to interconnection systems, such as those including electrical connectors, used to interconnect electronic assemblies.
Electrical connectors are used in many electronic systems. It is generally easier and more cost effective to manufacture a system as separate electronic assemblies, such as printed circuit boards (“PCBs”), which may be joined together with electrical connectors. A known arrangement for joining several printed circuit boards is to have one printed circuit board serve as a backplane. Other printed circuit boards, called “daughter boards” or “daughter cards,” may be connected through the backplane.
A known backplane has the form of a printed circuit board onto which many connectors may be mounted. Conductive traces in the backplane may be electrically connected to signal conductors in the connectors so that signals may be routed between the connectors. Daughter cards may also have connectors mounted thereon. The connectors mounted on a daughter card may be plugged into the connectors mounted on the backplane. In this way, signals may be routed among the daughter cards through the backplane. The daughter cards may plug into the backplane at a right angle. The connectors used for these applications may therefore include a right angle bend and are often called “right angle connectors.” Other known connectors include, but are not limited to, orthogonal midplane connectors and midplaneless direct attachment orthogonal connectors.
Connectors may also be used in other configurations for interconnecting printed circuit boards and for interconnecting other types of devices, such as cables, to printed circuit boards. Sometimes, one or more smaller printed circuit boards may be connected to another larger printed circuit board. In such a configuration, the larger printed circuit board may be called a “mother board” and the printed circuit boards connected to it may be called daughter boards. Also, boards of the same size or similar sizes may sometimes be aligned in parallel. Connectors used in these applications are often called “stacking connectors” or “mezzanine connectors.”
Regardless of the exact application, electrical connector designs have been adapted to mirror trends in the electronics industry. Electronic systems generally have gotten smaller, faster, and functionally more complex. Because of these changes, the number of circuits in a given area of an electronic system, along with the frequencies at which the circuits operate, have increased significantly in recent years. Current systems pass more data between printed circuit boards and require electrical connectors that are electrically capable of handling more data at higher speeds than connectors of even a few years ago.
In a high density, high speed connector, electrical conductors may be so close to each other that there may be electrical interference between adjacent signal conductors. To reduce interference, and to otherwise provide desirable electrical properties, shield members are often placed between or around adjacent signal conductors. The shields may prevent signals carried on one conductor from creating “crosstalk” on another conductor. The shield may also impact the impedance of each conductor, which may further affect electrical properties.
Examples of shielding can be found in U.S. Pat. Nos. 4,632,476 and 4,806,107, which show connector designs in which shields are used between columns of signal contacts. These patents describe connectors in which the shields run parallel to the signal contacts through both the daughter board connector and the backplane connector. Cantilevered beams are used to make electrical contact between the shield and the backplane connectors. U.S. Pat. Nos. 5,433,617, 5,429,521, 5,429,520, and 5,433,618 show a similar arrangement, although the electrical connection between the backplane and shield is made with a spring type contact. Shields with torsional beam contacts are used in the connectors described in U.S. Pat. No. 6,299,438. Further shields are shown in U.S. Publication No. 2013/0109232.
Other connectors have the shield plate within only the daughter board connector. Examples of such connector designs can be found in U.S. Pat. Nos. 4,846,727, 4,975,084, 5,496,183, and 5,066,236. Another connector with shields only within the daughter board connector is shown in U.S. Pat. No. 5,484,310. U.S. Pat. No. 7,985,097 is a further example of a shielded connector.
Other techniques may be used to control the performance of a connector. For example, transmitting signals differentially may reduce crosstalk. Differential signals are carried on a pair of conductive paths, called a “differential pair.” The voltage difference between the conductive paths represents the signal. In general, a differential pair is designed with preferential coupling between the conductive paths of the pair. For example, the two conductive paths of a differential pair may be arranged to run closer to each other than to adjacent signal paths in the connector. No shielding is desired between the conductive paths of the pair, but shielding may be used between differential pairs. Electrical connectors can be designed for differential signals as well as for single-ended signals. Examples of differential signal electrical connectors are shown in U.S. Pat. Nos. 6,293,827, 6,503,103, 6,776,659, 7,163,421, and 7,794,278.
In an interconnection system, such connectors are attached to printed circuit boards, one of which may serve as a backplanes for routing signals between the electrical connectors and for providing reference planes to which reference conductors in the connectors may be grounded. Typically the backplane is formed as a multi-layer assembly manufactured from stacks of dielectric sheets, sometimes called “prepreg”. Some or all of the dielectric sheets may have a conductive film on one or both surfaces. Some of the conductive films may be patterned, using lithographic or laser printing techniques, to form conductive traces that are used to make interconnections between circuit boards, circuits and/or circuit elements. Others of the conductive films may be left substantially intact and may act as ground planes or power planes that supply the reference potentials. The dielectric sheets may be formed into an integral board structure such as by pressing the stacked dielectric sheets together under pressure.
To make electrical connections to the conductive traces or ground/power planes, holes may be drilled through the printed circuit board. These holes, or “vias”, are filled or plated with metal such that a via is electrically connected to one or more of the conductive traces or planes through which it passes.
To attach connectors to the printed circuit board, contact pins or contact “tails” from the connectors may be inserted into the vias, with or without using solder. The vias are sized to accept the contact tails of the connector.
As in the case of the connectors that attach to the printed circuit boards, the electrical performance of printed circuit boards is at least partially dependent on the structures of the conductive traces, ground planes and vias formed in the printed circuit boards. Further, electrical performance issues become more acute as the density of signal conductors and the operating frequencies of the connectors increase. Such electrical performance issues may include, but are not limited to, crosstalk between closely-spaced signal conductors.
In accordance with embodiments, a printed circuit board comprises a plurality of layers including attachment layers and routing layers; and columns of via patterns formed in the plurality of layers, wherein via patterns in adjacent columns are offset in a direction of the columns, each of the via patterns comprising: first and second signal vias forming a differential signal pair, the first and second signal vias extending through at least the attachment layers; and at least one conductive shadow via located between the first and second signal vias of the differential pair. Each of the via patterns may further comprise ground vias extending through at least the attachment layers.
In some embodiments, the at least one shadow via is located on a line that is perpendicular to the direction of the columns.
In some embodiments, the line that is perpendicular to the direction of the columns is located midway between the first and second signal vias.
In some embodiments, the at least one shadow via includes two shadow vias located on the line.
In some embodiments, the at least one shadow via is smaller in diameter than the first and second signal vias.
In some embodiments, the at least one shadow via extends through the plurality of layers.
In some embodiments, the at least one shadow via is plated or filled with a conductive material.
In some embodiments, the printed circuit board further comprises additional shadow vias located between adjacent via patterns in each of the columns.
In some embodiments, each of the via patterns further comprises ground vias extending through at least the attachment layers, the ground vias including ground conductors.
In some embodiments, the first and second signal vias and the ground vias are configured to accept compliant pins of a connector.
In some embodiments, each of the via patterns further comprises an antipad surrounding the first and second signal vias.
In some embodiments, each of the via patterns further comprises a first antipad surrounding the first signal via and a second antipad surrounding the second signal via.
In some embodiments, first and second signal traces are connected to the first and second signal vias, respectively, in a breakout layer of the routing layers and wherein the first and second antipads in a layer below the breakout layer include ground plane projections toward the first and second signal vias underneath the first and second signal traces.
In some embodiments, the at least one shadow via comprises a slot-shaped shadow via.
In accordance with further embodiments, a printed circuit board comprises a plurality of layers including attachment layers and routing layers; and columns of via patterns formed in the plurality of layers, wherein via patterns in adjacent columns are offset in a direction of the columns, each of the via patterns comprising: first and second signal vias forming a differential signal pair, the first and second signal vias extending through the attachment layers to at least one breakout layer of the routing layers; at least one antipad surrounding the first and second signal vias; and first and second conductive shadow vias located between the first and second signal vias of the differential pair on a first line that is perpendicular to a second line through the first and second signal vias and that is midway between the first and second signal vias.
In some embodiments, the first and second shadow vias are smaller in diameter than the first and second signal vias.
In some embodiments, the first and second shadow vias extend through the plurality of layers.
In some embodiments, the first and second shadow vias are plated or filled with a conductive material.
In some embodiments, the printed circuit board further comprises additional shadow vias located between adjacent via patterns in each of the columns.
In some embodiments, each of the via patterns further comprises ground vias extending through at least the attachment layers, the ground vias including ground conductors.
In some embodiments, the first and second signal vias and the ground vias are configured to accept compliant pins of a connector.
In some embodiments, the first and second shadow vias contact opposite sides of the antipad and divide the antipad into first and second sections surrounding the first and second signal vias, respectively.
In some embodiments, each of the first and second shadow vias is equally spaced from the first and second signal vias.
In some embodiments, the first and second signal vias have drill diameters in a range of 14 to 22 mils.
In some embodiments, the first and second shadow vias have drill diameters in a range of 8 to 14 mils.
In some embodiments, the first and second signal vias are 3 to 6 mils larger in diameter than the first and second shadow vias.
In some embodiments, the first and second signal vias have a center-to-center spacing in a range of 55 to 79 mils.
In some embodiments, the columns of via patterns have a center-to-center spacing in a range of 71 to 98 mils.
In some embodiments, the at least one antipad comprises a single antipad surrounding the first and second signal vias.
In some embodiments, the at least one antipad comprises a first antipad surrounding the first signal via and a second antipad surrounding the second signal via.
In some embodiments, first and second signal traces are connected to the first and second signal vias, respectively, in a breakout layer of the routing layers and wherein the first and second antipads in a layer below the breakout layer include ground plane projections toward the first and second signal vias underneath the first and second signal traces.
In some embodiments, each of the first and second signal traces includes a widened portion near the respective first and second signal vias.
In accordance with further embodiments, a printed circuit board comprises a plurality of layers including one or more planar conductive layers and one or more conductive trace layers; and columns of via patterns formed in one or more of the plurality of layers, wherein via patterns in adjacent columns are offset in a direction of the columns, each of the via patterns comprising: first and second vias of a first diameter connected to at least one of the conductive trace layers; and conductive vias of a second diameter smaller than the first diameter located between the first and second vias and connected to at least one of the planar conductive layers.
In accordance with further embodiments, a printed circuit board comprises a plurality of layers including attachment layers and routing layers, a top layer of the plurality of layers including a conductive surface film; and via patterns formed in the plurality of layers, each of the via patterns comprising first and second signal vias extending through at least the attachment layers; and at least one conductive shadow via electrically connected to the conductive surface film.
In some embodiments, the first and second signal vias form a differential signal pair.
In some embodiments, the via patterns are formed in columns and wherein via patterns in adjacent columns are offset in the direction of the columns.
In some embodiments, the at least one conductive shadow via is located between the first and second signal vias of the differential pair.
In some embodiments, the at least one shadow via includes two shadow vias located midway between the first and second signal vias.
In some embodiments, the at least one shadow via extends through the plurality of layers.
In some embodiments, the at least one shadow via is plated or filled with a conductive material.
In some embodiments, the printed circuit board further comprises additional shadow vias located between adjacent via patterns and electrically connected to the conductive surface film.
In some embodiments, each of the via patterns further comprises ground vias extending through at least the attachment layers, the ground vias including ground conductors.
In some embodiments, the first and second signal vias and the ground vias are configured to accept compliant pins of a connector.
In some embodiments, the conductive surface film is configured to contact a conductive element of a connector.
In some embodiments, each of the via patterns further comprises an antipad formed in the conductive surface film and surrounding the first and second signal vias.
In some embodiments, each of the via patterns further comprises a first antipad surrounding the first signal via and a second antipad surrounding the second signal via.
In some embodiments, the at least one shadow via comprises a slot-shaped shadow via.
In some embodiments, the additional shadow vias are electrically connected to the conductive surface film.
In accordance with further embodiments, a printed circuit board comprises a plurality of layers, a top layer of the plurality of layers including a conductive surface film; and via patterns formed in the plurality of layers, each of the via patterns comprising at least one signal via connected to a layer of the plurality of layers; and at least one conductive shadow via electrically connected to the conductive surface film.
For a better understanding of the disclosed technology, reference is made to the accompanying drawings, which are incorporated herein by reference and in which:
The inventors have recognized and appreciated that, although substantial focus has been placed on providing improved electrical connectors in order to improve the performance of interconnection systems, at some very high frequencies significant performance improvement may be achieved by inventive designs for printed circuit boards. In accordance with some embodiments, improvements may be achieved by the incorporation of structures to alter the electrical properties of the printed circuit board in a connector footprint. The structures shown and described herein may be utilized in any type of printed circuit board, including but not limited to backplanes, mother boards, daughter boards, orthogonally mating daughter cards that mate with or without a midplane and daughter cards that mate to a cable.
Those structures, for example, may include conducting structures, known as vias, extending vertically through a printed circuit board. In some embodiments, the structures may be shadow vias which are plated or filled with conductive material through some or all of the layers of the printed circuit board. The shadow vias are not required to accept contact tails of the connector and are configured and positioned relative to signal vias to improve performance, particularly at high frequencies. In some embodiments, the shadow vias reduce crosstalk between signal vias in adjacent columns of signal vias in a connector footprint. In some embodiments, the shadow vias are located between signal vias of a differential signal pair.
Referring to
Daughter card connector 120 is designed to mate with backplane connector 150, creating electronically conducting paths between a backplane 160 and a daughter card 140. Though not expressly shown, interconnection system 100 may interconnect multiple daughter cards having similar daughter card connectors that mate to similar backplane connections on backplane 160. Accordingly, the number and type of subassemblies connected through an interconnection system is not a limitation.
Backplane connector 150 and daughter connector 120 each contains conductive elements. The conductive elements of daughter card connector 120 are coupled to traces, of which trace 142 is numbered, ground planes or other conductive elements within daughter card 140. The traces carry electrical signals and the ground planes provide reference levels for components on daughter card 140. Ground planes may have voltages that are at earth ground or positive or negative with respect to earth ground, as any voltage level may act as a reference level.
Similarly, conductive elements in backplane connector 150 are coupled to traces, of which trace 162 is numbered, ground planes or other conductive elements within backplane 160. When daughter card connector 120 and backplane connector 150 mate, conductive elements in the two connectors mate to complete electrically conductive paths between the conductive elements within backplane 160 and daughter card 140.
Backplane connector 150 includes a backplane shroud 158 and a plurality of conductive elements. The conductive elements of backplane connector 150 extend through floor 514 of the backplane shroud 158 with portions both above and below floor 514. Here, the portions of the conductive elements that extend above floor 514 form mating contacts, shown collectively as mating contact portions 154, which are adapted to mate to corresponding conductive elements of daughter card connector 120. In the illustrated embodiment, mating contacts 154 are in the form of blades, although other suitable contact configurations may be employed, as the disclosed technology is not limited in this regard.
Tail portions, shown collectively as contact tails 156, of the conductive elements extend below the shroud floor 514 and are adapted to be attached to backplane 160. Here, the tail portions are in the form of a press fit, “eye of the needle” compliant sections that fit within via holes, shown collectively as via holes 164, on backplane 160. However, other configurations are also suitable, such as surface mount elements, spring contacts, solderable pins, etc., as the disclosed technology is not limited in this regard.
Daughter card connector 120 includes a plurality of wafers 1221 . . . 1226 coupled together, with each of the plurality of wafers 1221 . . . 1226 having a housing and a column of conductive elements. In the illustrated embodiment, each column has a plurality of signal conductors and a plurality of ground conductors as discussed below. The ground conductors may be employed within each wafer 1221 . . . 1226 to minimize crosstalk between signal conductors or to otherwise control the electrical properties of the connector.
In the illustrated embodiment, daughter card connector 120 is a right angle connector and has conductive elements that traverse a right angle. As a result, opposing ends of the conductive elements extend from perpendicular edges of the wafers 1221 . . . 1226.
Each conductive element of wafers 1221 . . . 1226 has at least one contact tail, shown collectively as contact tails 126 that can be connected to daughter card 140. Each conductive element in daughter card connector 120 also has a mating contact portion, shown collectively as mating contacts 124, which can be connected to a corresponding conductive element in backplane connector 150. Each conductive element also has an intermediate portion between the mating contact portion and the contact tail, which may be enclosed by or embedded within a wafer housing.
The contact tails 126 electrically connect the conductive elements within daughter card and connector 120 to conductive elements, such as traces 142 in daughter card 140. In the embodiment illustrated, contact tails 126 are press fit “eye of the needle” contacts that make an electrical connection through via holes in daughter card 140. However, any suitable attachment mechanism may be used instead of or in addition to via holes and press fit contact tails.
In the illustrated embodiment, each of the mating contacts 124 has a dual beam structure configured to mate to a corresponding mating contact 154 of backplane connector 150. The conductive elements acting as signal conductors may be grouped in pairs, separated by ground conductors in a configuration suitable for use as a differential electrical connector. However, embodiments are possible for single-ended use in which the conductive elements are evenly spaced without designated ground conductors separating signal conductors or with a ground conductor between each signal conductor.
In the embodiments illustrated, some conductive elements are designated as forming a differential pair of conductors and some conductive elements are designated as ground conductors. These designations refer to the intended use of the conductive elements in an interconnection system as they would be understood by one of skill in the art. For example, though other uses of the conductive elements may be possible, differential pairs may be identified based on preferential coupling between the conductive elements that make up the pair. Electrical characteristics of the pair, such as its impedance, that make it suitable for carrying a differential signal may provide an alternative or additional method of identifying a differential pair. As another example, in a connector with differential pairs, ground conductors may be identified by their positioning relative to the differential pairs. In other instances, ground conductors may be identified by their shape or electrical characteristics. For example, ground conductors may be relatively wide to provide low inductance, which is desirable for providing a stable reference potential, but provides an impedance that is undesirable for carrying a high speed signal.
For exemplary purposes only, daughter card connector 120 is illustrated with six wafers 1221 . . . 1226, with each wafer having a plurality of pairs of signal conductors and adjacent ground conductors. As pictured, each of the wafers 1221 . . . 1226 includes one column of conductive elements. However, the disclosed technology is not limited in this regard, as the number of wafers and the number of signal conductors and ground conductors in each wafer may be varied as desired.
As shown, each wafer 1221 . . . 1226 is inserted into front housing 130 such that mating contacts 124 are inserted into and held within openings in front housing 130. The openings in front housing 130 are positioned so as to allow mating contacts 154 of the backplane connector 150 to enter the openings in front housing 130 and allow electrical connection with mating contacts 124 when daughter card connector 120 is mated to backplane connector 150.
Daughter card connector 120 may include a support member instead of or in addition to front housing 130 to hold wafers 1221 . . . 1226. In the pictured embodiment, stiffener 128 supports the plurality of wafers 1221 . . . 1226. Stiffener 128 is, in the embodiment illustrated, a stamped metal member. However, stiffener 128 may be formed from any suitable material. Stiffener 128 may be stamped with slots, holes, grooves or other features that can engage a wafer.
A side view of a wafer 220 is shown in
An example of a printed circuit board is described with reference to
Columns 322 and 324 are shown in
As shown, each via pattern 320 includes a first signal via 330 and a second signal via 332, which form a differential signal pair, and ground vias 340 and 342 associated with each pair of signal vias 330, 332. It will be understood that each of the via patterns 320 matches a pattern of contact tails of backplane connector 150 shown in
In forming the backplane 160, a ground plane 350 is partially removed, such as by patterning a copper layer on a laminate, to form an antipad 352, forming a ground clearance surrounding signal vias 330 and 332, so that the dielectric sheet of the attachment layer is exposed. The areas where the ground plane is removed may be called “non-conductive areas” or “antipads”. The antipad 322 has a size and shape to preclude shorting of ground plane 350 to signals vias 330 and 332, even if there is some imprecision in forming the signal vias relative to the ground plane, and to establish a desired impedance of the signal path formed by signal vias 330 and 332. In
A simplified cross-sectional view of a portion of backplane 160 in accordance with embodiments is shown in
As shown in
The layers may be allocated for different functions and accordingly may have different structural characteristics. In some embodiments, a first portion of the layers, those nearest a surface, may have vias of sufficient diameter to receive contact tails of a connector mounted to the surface. These layers may be called “attachment layers”. A second portion of the layers may have vias of smaller diameter, providing additional area for signal routing. These layers may be called “routing layers”.
In the illustrated embodiment, the backplane 160 includes attachment layers 460, 462, etc. and routing layers 470, 472, etc. The attachment layers are located in an upper portion of the backplane 160, and the routing layers are located below the attachment layers. The attachment layers 460, 462, etc. and the routing layers 470, 472, etc. are adhered together to form a single structure in the form of a printed circuit board. The number of attachment layers and the number of routing layers in a particular backplane may vary according to application.
As shown in
The signal via 450 includes plating 452 in the attachment layers and in one or more of the routing layers. The signal via 450 may be back drilled in a lower region 454 of the backplane 160 to remove the plating. A ground clearance 456 is provided between signal via 450 and the ground planes 440.
As further shown in
In some embodiments, the vias may have the same diameter in the attachment layers and in the routing layers. For example, the contact elements of the connector may attach to pads on the surface of the backplane 160 in a surface mount configuration.
In some embodiments, the backplane 160 may include a conductive surface layer 490 on its top surface. The conductive surface layer 490 is patterned to provide an antipad 492, or non-conductive area, around each of the signal vias. The conductive surface layer 490 may be connected to some or all of the ground vias and may provide a contact for a connector ground, such as a conductive gasket pressed between the printed circuit board and a connector mounted to the printed circuit board or a conductive finger extending from a connector or other component attached to the printed circuit board. The conductive gasket and/or the conductive finger may provide current flow paths between grounding structures in the connector and in the printed circuit board, increasing the effectiveness of the ground structures and enhancing signal integrity.
Embodiments of a printed circuit board are described with reference to
As further shown in
In implementations of the printed circuit board, each of columns 500 and 502 may include additional via patterns and the connector footprint 510 may include additional columns of via patterns. The number of via patterns in a column and the number of columns in a connector footprint are not limitations. In general, the number of columns in the connector footprint 510 may correspond to the number of wafers in connector 120 (
It should be appreciated that
An enlarged top view of via pattern 520 is shown in
Each via pattern 520, 522, 524, 526 of attachment layer 460 may further include ground vias 550 and 552 associated with signal vias 530 and 532. In this example, ground via 550 is located near one end of via pattern 520 adjacent to signal via 530, and ground via 552 is located near an opposite end of via pattern 520 adjacent to signal via 532. In the example of
Each via pattern 520, 522, 524, 526 of attachment layer 460 further includes shadow vias 560 and 562 located between the first signal via 530 and the second signal via 532 of the differential signal pair. The shadow vias 560 and 562 do not accept contact tails of backplane connector 150 and may have a smaller diameter than the signal vias and the ground vias. The shadow vias 560 and 562 may extend through the layers of the backplane 160 and may be plated or filled with a conductive material to form conductive shadow vias.
As indicated above, the shadow vias 560 and 562 are located between signal vias 530 and 532. As shown in
The shadow vias 560 and 562 include pads 564 and 566, respectively. In some embodiments, the pads of the shadow vias 560 and 562 physically and electrically contact each other, while in other embodiments the pads of the shadow vias 560 and 562 are spaced apart and do not contact each other.
In the example of
The connector footprint 510 shown in
In the example of
In the example of
A simplified cross-sectional view of a portion of backplane 160 in accordance with embodiments is shown in
As shown in
The layers may be allocated for different functions and accordingly may have different structural characteristics. In some embodiments, a first portion of the layers, those nearest the surface, may have vias of sufficient diameter to receive contact tails of a connector mounted to the surface. These layers may be called “attachment layers”. A second portion of the layers may have vias of smaller diameter, providing additional area for signal routing. These layers may be called “routing layers”.
In the illustrated embodiment, the backplane 160 includes attachment layers 660, 662, etc. and routing layers 670, 672, etc. The attachment layers are located in the upper portion of the backplane 160, and the routing layers are located below the attachment layers. The attachment layers 660, 662, etc. and the routing layers 670, 672, etc. are adhered together to form a single structure in the form of a printed circuit board. The number of attachment layers and the number of routing layers in a particular backplane may vary according to application.
As shown in
The signal vias 530 and 532 include plating in the attachment layers and in one or more of the routing layers. The signal vias 530 and 532 may be backdrilled in the lower region of the backplane 160 to remove the plating.
As further shown in
In one non-limiting example, the first diameter of signal vias 530 and 532 in the attachment layers is 15.7 mils and the second diameter in the routing layers is 11 mils. These diameters are primary drill diameters. The primary drill diameter is the size of the hole before the printed circuit plating process. The center-to-center spacing of the signal vias 530 and 532 may be in a range of 55 mils (1.2 mm) to 79 mils (2.0 mm), and the center-to-center spacing between columns of via patterns may be in a range of 71 mils (1.8 mm) to 98 mils (2.5 mm). In this example, the shadow vias 560, 562 have primary drill diameters of 13.8 mils and are equally spaced from signal vias 530 and 532. The ground vias 550 and 552 may have primary drill diameters of 15.7 mils, and the additional shadow vias 580, 582 may have primary drill diameters of 13.8 mils. The signal vias 530 and 532 may have primary drill diameters in a range of 14 to 22 mils, and the shadow vias 560 and 562 may have primary drill diameters in a range of 8 to 14 mils. The signal vias may be 3 to 6 mils larger in diameter than the shadow vias. The signal vias are dimensioned to accept contact tails of the connector, whereas the shadow vias are dimensioned in accordance with typical via diameters of the printed circuit board. It will be understood that these dimensions are not limiting and that other dimensions may be utilized.
Further embodiments of a printed circuit board are described with reference to
The via pattern 720 of
In the embodiment of
The embodiment of
In the embodiment of
The via pattern 820 further includes a first antipad 860 which surrounds signal via 530 and a second antipad 862 which surrounds the signal via 532. The antipads 860 and 862 may correspond to the antipads 740 and 742, respectively, of
As described above, the printed circuit boards shown
The printed circuit boards may also include ground plane 540, referred to herein as a conductive surface film 540, on its top surface. The conductive surface film 540 may be electrically connected to ground. The conductive surface film 540 may be formed on an uppermost dielectric layer of the printed circuit board and may be patterned to form antipads, such as antipad 542. The conductive surface film 540 covers the entire surface of the printed circuit board, except in areas, such as antipads, where it is removed by a patterning process. In particular, the conductive surface film 540 surrounds each of the via patterns and surrounds each of the antipads of the printed circuit board.
In some embodiments, the conductive shadow vias of each via pattern may be electrically connected to the conductive surface film 540. For example, as shown in
The ground vias are also electrically connected to the conductive surface film. As shown in
Backplane connector 150 shown in
It will be understood that the electrical connection between the conductive shadow vias and the conductive surface film is not limited to the via patterns shown in
In embodiments in which a printed circuit board includes a conductive surface layer, such as conductive surface layer 490 or conductive surface film 540, that is contacted by a conductive structure connecting ground structures within a connector or other component to grounds within the printed circuit board, shadow vias may be positioned to shape the current flow through the conductive surface layer. Conductive shadow vias may be placed near contact points on the conductive surface layer of members that connect to the ground structure of the connector. For example, if a conductive gasket or conductive finger makes such a connection, shadow vias may be preferentially positioned near contact points of the gasket or conductive finger on the conductive surface layer. This positioning of shadow vias limits the length of a primary conductive path from that contact point to a via that couples that current flow into the inner ground layers of the printed circuit board.
Limiting current flow in the ground conductors in a direction parallel to the surface of the board, which is perpendicular to the direction of signal current flow, may improve signal integrity. In some embodiments, the shadow vias may be positioned such that the length of a conducting path through the surface layer to the nearest shadow via coupling the conductive surface layer to an inner ground layer may be less than the thickness of the printed circuit board. In some embodiments, the conducting path through the surface layer may be less than 50%, 40%, 30%, 20% or 10% of the thickness of the board.
In some embodiments, shadow vias may be positioned so as to provide a conducting path through the surface layer that is less than the average length of the conducting paths for signals between the connector or other component mounted to the board and inner layers of the board where the conductive traces are connected to the signal vias. In some embodiments, the shadow vias may be positioned such that the conducting path through the surface layer may be less than 50%, 40%, 30%, 20% or 10% of the average length of the signal paths.
In some embodiments, shadow vias may be positioned so as to provide a conducting path through the surface layer that is less than 5 mm. In some embodiments, the shadow vias may be positioned such that conducting path through the surface layer may be less than 4 mm, 3 mm, 2 mm or 1 mm.
It has been discovered that connector footprints of the type shown in
The disclosed technology is not limited in its application to the details of construction and the arrangement of components set forth in the following description or illustrated in the drawings. The disclosed technology is capable of other embodiments and of being practiced or of being carried out in various ways. Also, the phraseology and terminology used herein is for the purpose of description and should not be regarded as limiting. The use of “including,” “comprising,” “having,” “containing,” or “involving,” and variations thereof herein, is meant to encompass the items listed thereafter and equivalents thereof as well as additional items.
Having thus described at least one illustrative embodiment of the invention, various alterations, modifications and improvements will readily occur to those skilled in the art.
For example, layers may be described as upper layers, or “above” or “below” other layers. It should be appreciated these terms are for ease of illustration and not a limitation on the orientation of layers. In the embodiment illustrated, “upper” refers to a direction towards a surface of a printed circuit board to which components are attached. In some embodiments, components may be attached to two sides of a printed circuit board, such that upper and lower may depend on which vias are being considered. Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and the scope of the present invention.
Further, it was described that each column of signal conductors within a connector may comprise pairs of signal conductors with one or more ground conductors between each pair. In some embodiments, the signal conductors and ground conductors may be arranged such that each pair of signal conductors is between and adjacent to two ground conductors. Such connectors may have a footprint with pairs of signal vias 530, 532 with one or more ground vias in between each pair of signal vias, and, in some embodiments, with each pair of signal vias 530, 532 between and adjacent to two ground vias 550, 552. However, it should be appreciated that, in some embodiments, the ground conductors of the connector, and corresponding ground vias 550, 552 of the printed circuit board, may be omitted from a column. Regardless of the configuration of ground conductors or ground vias, one or more shadow vias may nonetheless be disposed between the signal vias of each pair.
Accordingly, the foregoing description is by way of example only and is not intended to be limiting. The present invention is limited only as defined in the following claims and the equivalents thereto.
This application claims priority based on Provisional Application No. 62/305,049, filed Mar. 8, 2016, which is hereby incorporated by reference in its entirety.
| Number | Name | Date | Kind |
|---|---|---|---|
| 4632476 | Schell | Dec 1986 | A |
| 4806107 | Arnold et al. | Feb 1989 | A |
| 4846727 | Glover et al. | Jul 1989 | A |
| 4975084 | Fedder et al. | Dec 1990 | A |
| 5038252 | Johnson | Aug 1991 | A |
| 5066236 | Broeksteeg | Nov 1991 | A |
| 5429520 | Morlion et al. | Jul 1995 | A |
| 5429521 | Morlion et al. | Jul 1995 | A |
| 5433617 | Morlion et al. | Jul 1995 | A |
| 5433618 | Morlion et al. | Jul 1995 | A |
| 5484310 | McNamara et al. | Jan 1996 | A |
| 5496183 | Soes et al. | Mar 1996 | A |
| 5828555 | Itoh | Oct 1998 | A |
| 6181219 | Gailus | Jan 2001 | B1 |
| 6293827 | Stokoe | Sep 2001 | B1 |
| 6299438 | Sahagian et al. | Oct 2001 | B1 |
| 6384341 | Rothermel et al. | May 2002 | B1 |
| 6394822 | McNamara | May 2002 | B1 |
| 6503103 | Cohen et al. | Jan 2003 | B1 |
| 6607402 | Cohen et al. | Aug 2003 | B2 |
| 6663442 | Heister et al. | Dec 2003 | B1 |
| 6776659 | Stokoe et al. | Aug 2004 | B1 |
| 7139177 | Gottlieb | Nov 2006 | B2 |
| 7163421 | Cohen et al. | Jan 2007 | B1 |
| 7239526 | Bibee | Jul 2007 | B1 |
| 7633766 | Regnier | Dec 2009 | B2 |
| 7645944 | Casher | Jan 2010 | B2 |
| 7705246 | Pritchard | Apr 2010 | B1 |
| 7731537 | Amleshi et al. | Jun 2010 | B2 |
| 7794278 | Cohen et al. | Sep 2010 | B2 |
| 7819697 | Glover et al. | Oct 2010 | B2 |
| 7985097 | Gulla | Jul 2011 | B2 |
| 8080738 | Morgan | Dec 2011 | B2 |
| 8251745 | Johnescu et al. | Aug 2012 | B2 |
| 8273994 | Reynov et al. | Sep 2012 | B2 |
| 8715006 | Jeon | May 2014 | B2 |
| 8841560 | Roberts | Sep 2014 | B1 |
| 8889999 | Thurairajaratnam | Nov 2014 | B2 |
| 9202783 | Simpson et al. | Dec 2015 | B1 |
| 9544992 | Minich | Jan 2017 | B2 |
| 9585259 | Reynov | Feb 2017 | B1 |
| 9775231 | Cartier, Jr. | Sep 2017 | B2 |
| 9807869 | Gailus et al. | Oct 2017 | B2 |
| 9930772 | Morgan et al. | Mar 2018 | B2 |
| 20020179332 | Uematsu et al. | Dec 2002 | A1 |
| 20030188889 | Straub et al. | Oct 2003 | A1 |
| 20040115968 | Cohen | Jun 2004 | A1 |
| 20040150970 | Lee | Aug 2004 | A1 |
| 20040263181 | Ye et al. | Dec 2004 | A1 |
| 20050161254 | Clink et al. | Jul 2005 | A1 |
| 20050201065 | Regnier et al. | Sep 2005 | A1 |
| 20050202722 | Regnier et al. | Sep 2005 | A1 |
| 20060090933 | Wig | May 2006 | A1 |
| 20060185890 | Robinson | Aug 2006 | A1 |
| 20060244124 | Ohlsson | Nov 2006 | A1 |
| 20070130555 | Osaka | Jun 2007 | A1 |
| 20080237893 | Quach et al. | Oct 2008 | A1 |
| 20080283285 | Frech et al. | Nov 2008 | A1 |
| 20090188711 | Ahmad | Jul 2009 | A1 |
| 20100307798 | Izadian | Dec 2010 | A1 |
| 20110062593 | Abe et al. | Mar 2011 | A1 |
| 20110232955 | Morgan | Sep 2011 | A1 |
| 20120003848 | Casher et al. | Jan 2012 | A1 |
| 20120167386 | Goergen | Jul 2012 | A1 |
| 20120199380 | Olsen | Aug 2012 | A1 |
| 20120243184 | Lee | Sep 2012 | A1 |
| 20120252232 | Buck et al. | Oct 2012 | A1 |
| 20130056255 | Biddle et al. | Mar 2013 | A1 |
| 20130077268 | Brunker | Mar 2013 | A1 |
| 20130098671 | Thurairajaratnam | Apr 2013 | A1 |
| 20130109232 | Paniagua | May 2013 | A1 |
| 20130112465 | Duvanenko | May 2013 | A1 |
| 20130175077 | Kim et al. | Jul 2013 | A1 |
| 20130199834 | De Geest | Aug 2013 | A1 |
| 20130215587 | Kawai | Aug 2013 | A1 |
| 20130330941 | Jeon | Dec 2013 | A1 |
| 20140004724 | Cartier, Jr. et al. | Jan 2014 | A1 |
| 20140182891 | Rengarajan | Jul 2014 | A1 |
| 20140197545 | Chase | Jul 2014 | A1 |
| 20140209370 | Minich | Jul 2014 | A1 |
| 20150114706 | Rose | Apr 2015 | A1 |
| 20160150633 | Cartier, Jr. | May 2016 | A1 |
| 20160150639 | Gailus | May 2016 | A1 |
| 20160150645 | Gailus | May 2016 | A1 |
| 20160183373 | Williams | Jun 2016 | A1 |
| 20170196079 | Morgan et al. | Jul 2017 | A1 |
| Number | Date | Country |
|---|---|---|
| 1918952 | Feb 2007 | CN |
| 2002-531960 | Sep 2002 | JP |
| 2007-142307 | Jun 2007 | JP |
| 2009-059873 | Mar 2009 | JP |
| WO 0033624 | Jun 2000 | WO |
| WO 2014105435 | Jul 2014 | WO |
| Entry |
|---|
| International Search Report and Written Opinion dated May 31, 2017 for Application No. PCT/US2017/021158. |
| International Search Report and Written Opinion dated Mar. 8, 2016 for Application No. PCT/US2015/061907. |
| International Search Report and Written Opinion dated Apr. 8, 2016 for Application No. PCT/US2015/061930. |
| International Search Report and Written Opinion dated Apr. 8, 2016 for Application No. PCT/US2015/061919. |
| [No Author Listed], ExaMAX™ Connector System, press-fit products. FCI Application Specification No. GS-20-0361. Preliminary. Revision 6. Mar. 12, 2014. 25 pages. |
| [No Author Listed], Strada Whisper High Speed Backplane Connector System. Tyco Electronics. Presentation. Mar. 24, 2010, 15 pages. |
| Extended European Search Report for European Application No. 14745727.9 dated Oct. 21, 2016. |
| [No Author Listed], SFF-8643 Specification for Mini Multilane 12 Gbs 8/4x Unshielded Connector, Rev 2.3. SFF Committee, Jan. 11, 2011, 24 pages. |
| [No Author Listed], Strada Whisper Connector Daughtercard Footprint. Tyco Electronics, Mar. 24, 2010, 1 page. |
| [No Author Listed], Zipline Connector System, http://www.slideshare.net/element14/zipline-connector-system Mar. 10, 2011. Last accessed Oct. 12, 2015. 15 pages. |
| U.S. Appl. No. 15/792,953, filed Oct. 25, 2017, Gailus et al. |
| U.S. Appl. No. 15/807,44, filed Nov. 8, 2017, Charbonneau et al. |
| Number | Date | Country | |
|---|---|---|---|
| 20170265296 A1 | Sep 2017 | US |
| Number | Date | Country | |
|---|---|---|---|
| 62305049 | Mar 2016 | US |
