Ball grid array package having testing capability after mounting

Information

  • Patent Grant
  • 6946733
  • Patent Number
    6,946,733
  • Date Filed
    Wednesday, August 13, 2003
    20 years ago
  • Date Issued
    Tuesday, September 20, 2005
    18 years ago
Abstract
A ball grid array package that can be readily tested before or after mounting to a printed circuit board. The ball grid array includes a substrate having a top surface and a bottom surface. Several conductive pads are located on the top surface. Several passive circuit elements are located on the top surface between the conductive pads. An insulative coating is placed on top of the passive circuit elements and the substrate. The insulative coating has openings over the conductive pads. The openings are adapted to be accessible by an electrical probe. Conductive vias extend through the substrate between the top and bottom surfaces. The vias electrically connect with the conductive pad on the top surface. Several conductive balls are located on the bottom surface. Each conductive ball is electrically connected to one of the vias.
Description
BACKGROUND

1. Field of the Invention


This invention generally relates to electronic packaging. Specifically, the invention is a ball grid array resistor package that can be readily tested before or after mounting to a printed circuit board.


2. Description of the Related Art


One method of circuit component packaging is the use of a ball grid array (BGA) package. The BGA package is typically an array of solder balls on a substrate that also contains circuit components such as integrated circuits, capacitors or resistors. After prior art BGA packages have been mounted to a printed circuit board, the interior balls are not exposed and therefore cannot be tested to ensure proper electrical continuity.


Previously, printed circuit board designers have provided additional test pads on the printed circuit board surrounding the ball grid array package. These test pads are electrically connected by an internal circuit line to one of the interior balls on the BGA package. The test pads are probed by a metal probe. Unfortunately, these test pads require extra space on the printed circuit board and add additional expense.


What is desired is a ball grid array package with easy access to the internal balls of the BGA device without extensive modifications to the underlying printed circuit board. Therefore, there is a current unmet need for a ball grid array package that can be tested after mounting to a printed circuit board.


SUMMARY

A feature of the invention is to provide a ball grid array package that can be readily tested before or after mounting to a printed circuit board.


Another feature of the invention is to provide a ball grid array that includes a substrate having a top surface and a bottom surface. Several conductive pads are located on the top surface. Several passive circuit elements are located on the top surface between the conductive pads. An insulative coating is placed on top of the passive circuit elements and the substrate. The insulative coating has openings over the conductive pads. The openings are adapted to be accessible by an electrical probe. Conductive vias extend through the substrate between the top and bottom surfaces. The vias electrically connect with the conductive pad on the top surface. Several conductive balls are located on the bottom surface. Each conductive ball is electrically connected to one of the vias.





BRIEF DESCRIPTION OF THE DRAWINGS


FIG. 1 is a perspective view of a ball grid array according to the present invention.



FIG. 2 is a top view of FIG. 1.



FIG. 3 is a cross-sectional view of FIG. 1.



FIG. 4 is a top view of another embodiment of a ball grid array.





DETAILED DESCRIPTION

Referring to FIGS. 1-4, a ball grid array 20 is shown. Ball grid array 20 has a substrate 23 with a top surface 22 and a bottom surface 24. An array of conductive balls 26 are located on bottom surface 24. Conductive balls 26 are preferably solder balls. Substrate 23 is preferably made out of a ceramic material such as alumina oxide. A passive circuit device 50 is located on top surface 22. Passive circuit device 50 can be a resistor, capacitor or inductor. For this example, passive circuit device 50 will be shown as a resistor. Circuit device or resistor 50 is formed on the top surface by conventional thick film processing techniques. Conductor pads 42 are located on top surface 22. Conductor pads 42 are formed by conventional thick film conductor processing techniques. Conductor pads 42 are located on each end of resistor 50 and are electrically connected to resistor 50. Conductor pads 42 and resistors 50 slightly overlap and sinter to form a mechanical and electrical bond during processing.


A ball pad 44 is located on bottom surface 24. Ceramic substrate 23 has cylindrical vias 40 formed therein and which extend through the substrate and are filled with a conductive via fill material. The via fill material is a conventional thick film conductor that is screened into the vias and fired. The via fill material electrically connects conductors pad 42 with ball pad 44. Conductive Balls or solder spheres 26 are mechanically and electrically attached to the ball pads 44. Solder spheres 26 may be 10% tin and 90% lead and are commercially available from Alpha Metals Corporation. The solder spheres can be other alloys such as 5-20% tin and 80-95% lead.


The solder spheres 26 are attached to ball pads 44 by a re-flowed solder paste 37. Solder sphere 26 typically connects to an external electrical circuit such as on a printed circuit board.


An organic cover coat 36 is placed over top surface 22, resistors 50 and portions of conductor pads 42. Openings 32 are formed in cover coat 36 above selected conductor pads 42. The cover coat 36 protects the resistors and conductor pads from corrosion and abrasion. Openings 32 allow one or more electrical probes 34 to contact conductor pads 42 in order to test the electrical characteristics of the passive circuit device 50. The openings 32 allow for electrical testing of the circuit devices 50 that otherwise could not be tested after the ball grid array 20 is soldered to a printed circuit board.


While the foregoing details what is felt to be the preferred embodiment of the invention, no material limitations to the scope of the claimed invention are intended. Further, features and design alternatives that would be obvious to one of ordinary skill in the art upon a reading of the present disclosure are incorporated herein. The scope of the invention is set forth and particularly described in the claims hereinbelow.

Claims
  • 1. A ball grid array comprising: a) a substrate having a top surface and a bottom surface; b) at least first and second conductive pads located on the top surface; c) at least first and second ball pads located on the bottom surface; d) a resistor located on the top surface between the first and second conductive pads, the resistor having a first end and a second end, the first end being connected to the first conductive pad and the second end being connected to the second conductive pad; e) an insulative coating covering the resistor, the top surface and a portion of the first and second conductive pads; f) a first opening defined in the insulative coating, the first opening being located over at least a portion of the first conductive pad and adapted to allow a first electrical probe to be inserted through the first opening and into contact with the first conductive pad; g) a second opening defined in the insulative coating, the second opening being located over at least a portion of the second conductive pad and adapted to allow a second electrical probe to be inserted through the second opening and into contact with the second conductive pad wherein, in combination, the conductive pads and the openings allow a test of the electrical characteristics of the resistor to be performed through the first and second electrical probes; h) at least first and second conductive vias extending through the substrate between the top and bottom surfaces, the first via being electrically connected between the first conductive pad and the first ball pad, and the second via being electrically connected between the respective second conductive pad and the second ball pad; and i) first and second conductive balls mounted to the first and second ball pads respectively.
  • 2. The ball grid array according to claim 1, wherein a plurality of resistors are located on the top surface.
  • 3. The ball grid array according to claim 1, wherein the resistors are arranged in an array of rows and columns.
  • 4. The ball grid array according to claim 1, wherein the insulative coating has a peripheral circumferential edge and at least the first opening is defined along the edge of the coating.
  • 5. A ball grid array resistor network, comprising: a) a substrate having a top surface and a bottom surface; b) a plurality of conductive pads located on the top surface; c) a plurality of resistors located on the top surface, each resistor being located between a pair of conductive pads, the resistors being in electrical contact with the pads, and arranged in an array of rows and columns; d) an insulative coating covering the resistor, the top surface and a portion of the conductive pads; and e) a plurality of openings in the insulative coating, the openings being located over at least a portion of the respective conductive pads and being adapted to be accessible by at least one electrical probe adapted to contact the conductive pads through the respective openings wherein, in combination, the conductive pads and the openings allow for the testing of the electrical characteristics of the resistors to be performed through the electrical probe.
  • 6. The ball grid array resistor network according to claim 5, wherein the insulative coating has a body and a peripheral circumferential edge and at least one of the plurality of openings are defined along the peripheral edge.
US Referenced Citations (76)
Number Name Date Kind
3280378 Brady Oct 1966 A
3346774 Brady Oct 1967 A
3492536 Girolamo Jan 1970 A
3849757 Khammous Nov 1974 A
4225468 Donohue Sep 1980 A
4300115 Ansell Nov 1981 A
4332341 Minetti Jun 1982 A
4626804 Risher Dec 1986 A
4654628 Takayanagi Mar 1987 A
4658234 Takayanagi Apr 1987 A
4712161 Pryor Dec 1987 A
4757610 McElheny Jul 1988 A
4759491 Fisher Jul 1988 A
4791473 Phy Dec 1988 A
4933741 Schroeder Jun 1990 A
4945399 Brown Jul 1990 A
4992628 Beppu Feb 1991 A
5029325 Higgins Jul 1991 A
5140407 Kamada Aug 1992 A
5142351 Matta Aug 1992 A
5216404 Nagai Jun 1993 A
5220199 Owada Jun 1993 A
5255839 Da Costa Alves Oct 1993 A
5272590 Hernandez Dec 1993 A
5352926 Andrews Oct 1994 A
5371405 Kagawa Dec 1994 A
5379190 Hanamura Jan 1995 A
5382827 Wang Jan 1995 A
5400220 Swamy Mar 1995 A
5420460 Massingill May 1995 A
5424492 Petty Jun 1995 A
5450055 Doi Sep 1995 A
5467252 Nomi Nov 1995 A
5491303 Weiss Feb 1996 A
5509200 Frankeny Apr 1996 A
5528083 Malladi Jun 1996 A
5530288 Stone Jun 1996 A
5539186 Abrami Jul 1996 A
5557502 Banerjee Sep 1996 A
5559363 Immorlica Sep 1996 A
5574630 Kresge Nov 1996 A
5607883 Bhattacharya Mar 1997 A
5621619 Seffernick Apr 1997 A
5629838 Knight May 1997 A
5635767 Wenzel Jun 1997 A
5636099 Sugawara Jun 1997 A
5661450 Davidson Aug 1997 A
5726485 Grass Mar 1998 A
5729438 Pieper Mar 1998 A
5745334 Hoffarth Apr 1998 A
5760662 Kalb Jun 1998 A
5796038 Manteghi Aug 1998 A
5796587 Lauffer Aug 1998 A
5870274 Lucas Feb 1999 A
5903050 Thurairajaratnam May 1999 A
5923077 Chase Jul 1999 A
5977863 Bloom Nov 1999 A
6005777 Bloom Dec 1999 A
6081429 Barrett Jun 2000 A
6097277 Ginn Aug 2000 A
6144213 Johnson Nov 2000 A
6159304 Noguchi Dec 2000 A
6180881 Isaak Jan 2001 B1
6184475 Kitajima Feb 2001 B1
6189203 Heinrich Feb 2001 B1
6194979 Bloom Feb 2001 B1
6229100 Fjelstad May 2001 B1
6245587 Vallett Jun 2001 B1
6246312 Poole Jun 2001 B1
6291268 Ho Sep 2001 B1
6310301 Heinrich Oct 2001 B1
6326677 Bloom Dec 2001 B1
6342398 Lin Jan 2002 B1
6352871 Goruganthu Mar 2002 B1
6440228 Taguchi Aug 2002 B1
6682872 Sachdev et al. Jan 2004 B2
Foreign Referenced Citations (3)
Number Date Country
0924755 Jun 1999 EP
08222656 Aug 1996 JP
WO9730461 Aug 1997 WO
Related Publications (1)
Number Date Country
20050035450 A1 Feb 2005 US