The subject matter herein generally relates to circuit boards, and more particularly, to a circuit board with anti-corrosion properties, a method for manufacturing the circuit board, and an electronic device having the circuit board.
In order to meet the requirements of high density and multi-function of printed circuit board (PCB), the PCB usually has a plurality of wiring layers and via holes electrically connected the wring layers together. However, corrosion may occur in the via holes and on an outer wiring layer of the PCB during use, which reduces the reliability of the PCB.
Therefore, there is a room for improvement in the art.
Implementations of the present technology will now be described, by way of embodiment, with reference to the attached figures.
It will be appreciated that for simplicity and clarity of illustration, where appropriate, reference numerals have been repeated among the different figures to indicate corresponding or analogous elements. In addition, numerous specific details are set forth in order to provide a thorough understanding of the embodiments described herein. However, it will be understood by those of ordinary skill in the art that the embodiments described herein can be practiced without these specific details. In other instances, methods, procedures, and members have not been described in detail so as not to obscure the related relevant feature being described. Also, the description is not to be considered as limiting the scope of the embodiments described herein. The drawings are not necessarily to scale and the proportions of certain parts may be exaggerated to better illustrate details and features of the present disclosure.
The term “comprising,” when utilized, means “including, but not necessarily limited to”; it specifically indicates open-ended inclusion or membership in the so-described combination, group, series, and the like.
Referring to
In one embodiment, the circuit substrate 10 includes a base layer 101, two inner wiring layers 102, two insulating layers 103, and two outer wiring layers 104. The two inner wiring layers 102 are formed on two opposite surfaces of the base layer 101. The two insulating layers 103 are formed on the two inner wiring layers 102. The two outer wiring layers 104 are formed on the two insulating layers 103. That is, in this embodiment, the circuit board 100 totally has four wiring layers. Furthermore, in this embodiment, two first protective layer 20 and two second protective layers 30 are included in the circuit board 100. The two first protective layer 20 are formed on the outer wiring layers 104. The two second protective layers 30 are formed on the two first protective layers 20.
The circuit substrate 10 defines a via hole 11 penetrating the outer wiring layers 104, the insulating layers 103, the inner wiring layers 102, and the base layer 101. The outer wiring layers 104 and the inner wiring layers 102 are electrically connected to each other through the via hole 11. In detail, the via hole 11 includes a through hole and a conductive layer formed on the inner sidewall of the through hole. The through hole penetrates the outer wiring layers 104, the insulating layers 103, the inner wiring layers 102, and the base layer 101. The conductive layer electrically connecting the outer wiring layers 104 to the inner wiring layers 102.
The number of the wiring layers of the circuit substrate 10 can be varied. In another embodiment, the circuit substrate 10 may only include two wiring layers, for example, an inner wiring layers 102 formed on the base layer 101, and an outer wiring layer 104 formed on the inner wiring layers 102. In other embodiments, the circuit substrate 10 may only include two wiring layers, for example, two outer wiring layers 104 formed on two opposite surfaces of the base layer 101.
Each first protective layer 20 is further formed on an inner sidewall of the via hole 11. Each second protective layer 30 is formed on the first protective layer 20 (the second protective layer 30 also formed on the inner sidewall of the via hole 11 having the first protective layer 20). The first protective layer 20 is made of a white oil. The white oil is a particularly preferred refined grade of mineral oil. The white oil substantially includes only hydrogen and carbon molecules that are formed by passing hydrocarbons through a hydrogenation unit to remove aromatic groups and other possibly deleterious substances. The white oil has a good anti-corrosion performance. Thus, probability of corrosion happened to the via hole 11 and the outer wiring layers 104 is reduced.
In one embodiment, the first protective layer 20 is formed by silk-screen printing, which improves the uniformity of the first protective layer 20 and also reduces the stress in the first protective layer 20. The silk-screen printing is usually used to print a mark 50 (for example, a certification mark) on the circuit substrate 10. In this embodiment, the silk-screen printing is also used to form the first protective layer 20 when printing the mark 50, so as to avoid an increase of additional steps during the manufacturing. That is, the mark 50 and the first protective layer 20 are formed by a same printing process.
The second protective layer 30, which is formed on the first protective layer 20, further reduce the probability of corrosion happened the via hole 11 and the outer wiring layers 104. The second protective layer 30 is made of a three proofing paint. The three proofing paint may be an acrylic three proofing paint, a polyurethane three proofing paint, or a silicone three proofing paint. In this embodiment, the second protective layer 30 is also formed by the silk-screen process. In another embodiment, the second protective layer 30 may be formed by coating.
Referring to
Referring to
In block S10, a circuit substrate 10 is provided. The circuit substrate 10 includes a base layer 101, an inner wiring layer 102, an insulating layer 103, and an outer wiring layer 104. The inner wiring layer 102, the insulating layer 103, and the outer wiring layer 104 are successively formed on the base layer 101. The circuit substrate 10 further defines via hole 11 penetrating the circuit substrate 10. The outer wiring layer 104 and the inner wiring layer 102 are electrically connected to each other through the via hole 11.
In block S20, a silk-screen printing is performed on an inner sidewall of the via hole 11 and on the outer wiring layer 104 to form a first protective layer 20. The first protective layer 20 is made of a white oil.
Before forming the first protective layer 20, a plurality of electronic components 40 can be installed on the outer wiring layer 104.
In block S30, a second protective layer 30 is formed on the first protective layer 20 to obtain the circuit board 100. The second protective layer 30 further reduces the probability of corrosion happened to the via hole 11 and the outer wiring layer 104. The second protective layer 30 is made of a three proofing paint.
In this embodiment, the second protective layer 30 is also formed by the silk-screen printing. In another embodiment, the second protective layer 30 may be formed by coating.
Referring to
A circuit substrate was provided, including a base layer, an inner wiring layer, an insulating layer, and an outer wiring layer. A via hole was defined in the circuit board, which electrically connecting the inner wiring layer to the outer wiring layer. A first protective layer was formed on an inner sidewall of the via hole and on the outer wiring layer by silk-screen printing. The first protective layer was made of a white oil. Then, a second protective layer was formed on the first protective layer by silk-screen printing to obtain the circuit board. The second protective layer was made of a three proofing paint.
Different from the above example, the first protective layer in the Comparative example was omitted.
A neutral salt spray (NSS) test was performed on the circuit boards formed by the Example and the Comparative example. Results show that the circuit board formed by the Example generates no corrosion after more than 3 h in the test, while the circuit board obtained in the Comparative example cannot withstand the test for 0.5 h. Thus, the first protective layer made of white oil can better reduce the probability of corrosion happened to the via hole and the outer wiring layer.
Even though information and advantages of the present embodiments have been set forth in the foregoing description, together with details of the structures and functions of the present embodiments, the disclosure is illustrative only. Changes may be made in detail, especially in matters of shape, size, and arrangement of parts within the principles of the present embodiments to the full extent indicated by the plain meaning of the terms in which the appended claims are expressed.
Number | Date | Country | Kind |
---|---|---|---|
202110711063.8 | Jun 2021 | CN | national |
Number | Name | Date | Kind |
---|---|---|---|
3934335 | Nelson | Jan 1976 | A |
4806706 | Machida | Feb 1989 | A |
4929491 | Kawakami | May 1990 | A |
6174562 | Bergstedt | Jan 2001 | B1 |
6281450 | Urasaki | Aug 2001 | B1 |
8472197 | Higashibata | Jun 2013 | B2 |
20040179347 | Miyagawa | Sep 2004 | A1 |
20050260777 | Brabec | Nov 2005 | A1 |
20060042822 | Azeyanagi | Mar 2006 | A1 |
20120164474 | Hueffer | Jun 2012 | A1 |
20120261832 | Takano | Oct 2012 | A1 |
20120325112 | Gregoratti | Dec 2012 | A1 |
20140206423 | Weed | Jul 2014 | A1 |
20140313682 | Mitome | Oct 2014 | A1 |
20150016087 | Feng | Jan 2015 | A1 |
20150098209 | Ahn | Apr 2015 | A1 |
20150378232 | Snow | Dec 2015 | A1 |
20160131340 | Zanon | May 2016 | A1 |
20160172287 | Arisaka | Jun 2016 | A1 |
20170321626 | Dobua | Nov 2017 | A1 |
20190373729 | Park | Dec 2019 | A1 |
20200074917 | Li | Mar 2020 | A1 |
20200173835 | Zorzetto | Jun 2020 | A1 |
20200188954 | Zong | Jun 2020 | A1 |
20200232835 | Zorzetto | Jul 2020 | A1 |
20200232836 | Zorzetto | Jul 2020 | A1 |
20200329568 | Takagi | Oct 2020 | A1 |
20210305221 | Wang | Sep 2021 | A1 |
20210398954 | Gu | Dec 2021 | A1 |
20220260876 | Zhao | Aug 2022 | A1 |
20220310660 | Cao | Sep 2022 | A1 |
20220320368 | Hu | Oct 2022 | A1 |
20230139020 | Xiao | May 2023 | A1 |
20230155092 | Qin | May 2023 | A1 |
Number | Date | Country | |
---|---|---|---|
20220418114 A1 | Dec 2022 | US |