Number | Name | Date | Kind |
---|---|---|---|
5077676 | Johnson et al. | Dec 1991 | A |
6053950 | Shinagawa | Apr 2000 | A |
6305001 | Graef | Oct 2001 | B1 |
6327692 | Brown | Dec 2001 | B1 |
6351840 | Teng | Feb 2002 | B1 |
6536024 | Hathaway | Mar 2003 | B1 |
Entry |
---|
Minami, F. et al., “Clock tree synthyesis based on RC delay balancing”, 1992, IEEE, pp. 28.3.1-28.3.4.* |
Luis, J. et al., “Circuit synthyesis of clock distribution networks based on non-zero clock skew”, 1994, IEEE, pp. 175-178.* |
Krishnamurthy, H. et al., “A new partitioning framework for uniform clock distribution during high level synthyesis”, 1998, IEEE, pp. 381-384. |