Claims
- 1. In a shared memory multiprocessor having a main memory, a plurality of processors, I/O devices, and respective cache memories coupled to said processors and to said I/O devices; the improvement comprising
- a packet switched bus coupled to said main memory and to said cache memories for transferring commands, memory addresses, and data therebetween in compliance with selected ones of a predefined set of memory transactions, including transactions that cause multiple copies of at least some of said data to be updated at different times under the control of different ones of said processors;
- each of said transactions being composed of a request packet followed at an indeterminate later time by a reply packet, thereby enabling the request and reply packets for multiple transactions to be time interleaved on said bus;
- said transactions being selected to enforce a consistency protocol that ensures that all of said processors and all of said I/O devices have access to consistent values for all data stored in said cache memories, including all data represented by said multiple copies.
- 2. The improvement of claim 1 wherein said bus is a synchronous bus that operates at an essentially constant clock frequency which divides time on said bus into a series of clock cycles; and
- the request and reply packets of each of said selected transactions occupy respective, time displaced sets of contiguous clock cycles on said bus.
- 3. The improvement of claim 2 wherein
- the request and reply packets of certain different ones of said transactions occupy different numbers of clock cycles on said bus.
Parent Case Info
This is a continuation of application Ser. No. 07/620,508, filed Nov. 30, 1990 now abandoned.
US Referenced Citations (6)
Number |
Name |
Date |
Kind |
4426681 |
Bacot et al. |
Jan 1984 |
|
4442487 |
Fletcher et al. |
Apr 1984 |
|
4451880 |
Johnson et al. |
May 1984 |
|
4535448 |
Baxter et al. |
Aug 1985 |
|
4622631 |
Frank et al. |
Nov 1986 |
|
4843542 |
Dashiell et al. |
Jun 1989 |
|
Non-Patent Literature Citations (2)
Entry |
David V. James edited by Dubois et al., "Cache and Interconnect Architectures in Multiprocessors, SCI (Scalable Coherent Interface) Cache Coherence, " Academic Publishers, 1990, pp. 189-208. |
Andrew W. Wilson, Jr., "Hierarchical Cache/Bus Architecture for Shared Memory Multiprocessors," Computer Architecture Conference (IEEE/ACM), 1987, pp. 244-252. |
Continuations (1)
|
Number |
Date |
Country |
Parent |
620508 |
Nov 1990 |
|