Gerold S. Toden et al, “Detection and Parallel Execution of Independent Instructions”, IEEE Transactions, Oct. 1970, vol. C-19, No. 10, pp. 889-885. |
R.D. Acosta et al, “An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processes”, IEEE Transactions on Computers, Sep. 1986, vol. C-35, No. 9, pp. 815-828. |
David J. Hilja, “Reducing the Branch Penalty in Pipelined Processors”, Computer, Jul. 1988, pp. 47-55. |
Miller et al, “Floating-Duplex Decode and Execution of Instruction”, IBM Technical Disclosure Bulletin, Jun. 1980, vol. 23, No. 1, pp. 409-412. |
IEEE Journal of Solid-State Circuits, “MIPS-X: A 20-MIPS Peak 32-bit Microprocessor with On-Chip Cache”, Horowitz, et al., vol. sc-22, No. 5, Oct. 1987, New York. |
Technical Summary, Multiflow Computer, Inc., Apr. 30, 1987, pp. 1-(3-7).* |
Omrl Serlin, “The Serlin Report on Parallel Processing”, ITOM International Co., Issue No: 7, Dec. 4, 1987, pp. 10-18.* |
John Bond, “Parallel-Processing Concepts Finally Come Together in Real Systems”, Computer Design, Jun. 1, 1987, pp. 51-74.* |
Garold S. Trader et al, “Detection and Parallel Execution of Independent Instructions”, IEEE Transactions on Computers, vol. C-19, No. 10, Oct. 1970 11-889-895.* |
Capozzi et al, “Non-Sequential High-Performance Processing”, IBM Technical Disclosure Bulletin, vol. 27, No. 5, 10/84 pp. 2842-2844.* |
Ramon D. Acosta et al, “An Instruction Issuing Approach to Enhancing Performance in Multiple Functional Unit Processors”, IEEE 8/86 pp. 815-828.* |
David R. Ditzel et al., “The Hardware Architecture of the CRISP Microprocessor”, ACM, 0084-7495, pp. 309-319. |