Nakamura et al., "A 29-ns 64-Mb DRAM with Hierarchical Array Architecture", Journal of Solid State Circuits, IEEE, vol. 31, iss. 9, Sep. 1996, pp. 1302-1307. |
Hiraki et al., "Overview of the JUMP-1, n MPP Prototype for General-Purpose Parallel Computations", Parallel Architectures, Algorithms, and Networks, 1994 Symposium, IEEE, Dec. 14-16, 1994, pp. 427-434. |
Architecture and Evaluation of OCHANOMIZ-1, Information Processing Society Research Report, Computer Architecture 101-8, Aug. 20, 1993, pp. 57-64, Information Processing Society of Japan. |
General purpose fine-grained parallel Processor: OCHANOMIZU-1--Architecture and Performance Evaluation, Proc. of Paralell Processing Symposium JSPP'94, pp. 73-80, Information Processing Society of Japan, May 1994. |