Claims
- 1. In a data processor having an execution unit that processes instructions by executing a sequence of microinstructions, starting at an entry point address determined by decoding an instruction to be processed, with the processing of an instruction in the execution unit including the steps of executing an operation specified by the instruction to be processed, with an instruction to be processed including an operation code that indicates an operation to be performed and an operand specifier that specifies an addressing mode, where for a first type of instruction the entry point address is dependent on the operation code and the addressing mode specified by the operand specifier and for a second type of instruction the entry point address is dependent only on the operation code, an improved system for generating said entry point address comprising:
- an operation code decoder, which receives and decodes said operation code included in a given instruction to be processed, for outputting a first entry point address and for setting n enable signal when the instruction to be processed in of said first type;
- addressing mode detection means, which receives and decodes said operand specifier included in said given instruction to be processed, for providing detection information indicating whether the addressing mode specified by said operand specifier of said given instruction is a specific type of addressing mode; and
- entry point address modification means, coupled to said addressing mode detection means and said operation code decoder, for modifying said first entry point address output from said operation code decoder to form a modified entry point address when said specific type of addressing mode is indicated and said enable signal is set so that the microcode routine entry point address for processing the given instruction is modified according to whether said specific type of addressing mode is indicated by said given instruction.
- 2. A data processor as set forth in claim 1, wherein said specific type of addressing mode is a register direct mode.
- 3. A data processor set forth in claim 1, wherein an instruction code of said given instruction is divided into a plurality of processing units and said processing units are processed sequentially by said operation code decoder and said addressing mode detection means, said data processor further comprising:
- means, coupled to said addressing mode detection means, for storing said detection information and
- means, controlled by the output of said operation code decoder, for selectively coupling said means for storing or an output of said addressing mode detection means to said entry point address modification means.
- 4. A data processor as set forth in claim 3, wherein specific type of addressing mode is a register direct addressing mode.
- 5. A data processor as set forth in claim 1, wherein said entry point address modification means inverts a predetermined bit(s) in said entry address output from said operation code decoder when said addressing mode of said operand specifier is said specific type of addressing mode.
Priority Claims (1)
Number |
Date |
Country |
Kind |
62-193955 |
Aug 1987 |
JPX |
|
Parent Case Info
This is a continuation of application Ser. No. 07/223,491, filed Jul. 25, 1988, now abandoned.
US Referenced Citations (12)
Continuations (1)
|
Number |
Date |
Country |
Parent |
223491 |
Jul 1988 |
|