R.X.T. Nijssen et al., “Regular layout Generation of Logically Optimized Datapaths”, Proceeding of the International Symposium on Physical Design, pp. 42-47, 1997. |
Naveen Buddi, et al., “Layout Synthesis for Datapath Designs”, Proceedings of European Design Automation Conference, pp. 86-90, 1995. |
Terry Tao Ye, et al., “Datapath Placement with Regularity”, Proceedings of IEEE/ACM International Conference on Computer-Aided Design, pp. 264-270, 2000. |
Serken Askar et al., “Analytical Approach to Custom Datapath Design”, Proceedings of IEEE/ACM International Conference on Computer-Aided Design, pp. 98-101, 199. |
Jaewon Kim, et al., “A Timing-driven Data Path Layout Synthesis with Integer Programming”, Proceedings of IEEE/ACM International Conference on Computer Aided Design, pp. 716-719, 1995. |
Suresh Ramen et al., “Datapath Routing Based on A Decongestion Metric”, Proceedings of the ACM International Symposium on Physical Design, pp. 122-127, 2000. |
Amit Chowdhary et al., “A General Approach for Regularity Extraction in Datapath Circuits”, Proceedings of IEEE/ACM International Conference on Computer-Aided Design, pp. 332-339, 1998. |
Srinivasa R. Arikati, et al., “A Signature Based Approach to Regularity Extraction”, Proceedings of IEEE/ACM International Conference on Computer-Aided Design, pp. 542-545, 1997. |
Soha Hassoun et al., “Regularity Extraction Via Clan-Based Structural Circuit Decomposition”, Proceedings of IEEE/ACM International Conference on Computer-Aided Design, pp. 414-418, 1999. |
http://www.sycon-design.com/Products/Tempest-Block/tempest-block.html, pp. 1-3, Apr. 4, 2001. |