The present invention relates to a display device in which a plurality of pixels are arranged in a matrix and a current driven light-emitting element is provided for each pixel, and which controls current supplied to each light-emitting element according to input image data for each pixel.
The amount of light emitted by the organic EL element 3 is substantially proportional to the drive current of the organic EL element. In general, a predetermined voltage (Vth) is applied between the gate and PVdd of the drive TFT 1, so that drain current begins to flow in the vicinity of the black level of an image. Furthermore, the amplitude of data voltage is supplied so that a predetermined luminance can be obtained in the vicinity of the white level.
When a pixel is driven at a certain voltage, the current depends on the Vth of the drive TFT 1 and the gradient (μ) of a voltage-current (V-I) curve. As such, manufacturing defects or deterioration with age may cause undesirable changes in Vth or μ, leading to non-uniform luminance. In order to reduce non-uniform luminance, the data voltage applied to each pixel can be set such that the same input signals can provide the same luminance. To correct the non-uniform luminance, it has been suggested that Vth can be corrected by adding an appropriate value to signal data for driving each pixel (referred to as “offset correction”), or that μ can be corrected by multiplying by an appropriate value (referred to as “gain correction”) (See JP 11-282420 A, US 2004/0150592, and WO 2005/101360A1).
Here, there are cases in which a resistance is inserted into the PVdd line in order to reduce power consumption for high average luminance (See U.S. Pat. No. 6,870,322), or in which the influence of the resistance component in the PVdd line in a display panel cannot be ignored. Then, when the total current flowing through the panel becomes large, the voltage drop caused by the resistance component also becomes large, resulting in a small peak luminance. On the other hand, as the voltage drop of PVdd caused by the resistance in the PVdd line of the panel is not considered when determining correction values for non-uniform luminance, the correction precision decreases along with the increase of current flowing through the panel. That is, an image in which the overall luminance is high is displayed with imperfect correction of non-uniform luminance.
The present invention provides more accurate correction of non-uniform luminance among display elements.
A display device is disclosed having a plurality of pixels arranged in a matrix, in which a current driven light-emitting element is provided for each pixel, and current supplied to each light-emitting element is controlled based on input image data for each pixel for achieving display, the display device, comprising:
(a) a correction circuit for performing calculations based on the input image data and correction data, and correcting non-uniform luminance caused by variations in display characteristics for each pixel to produce correction data;
(b) a panel current detection circuit for detecting a panel current, which is the total current to be supplied to each pixel; and
(c) a modification circuit for modifying the correction data in response to a voltage drop due to the panel current to reduce errors in the correction data.
Further, it is preferable that the modification circuit generates voltage drop values corresponding to the detected panel current, and calculates correction data based on pixel current drop values generated from the voltage drop values.
In addition, it is preferable that the panel current detection circuit calculates a panel current based on the input image data.
Additionally, it is preferable that the panel current detection circuit estimates a panel current from the input image data, and further calculates a panel current by taking into consideration current reduction caused by voltage drop at the resistance.
Still further, it is preferable that the panel current detection circuit detects the actual panel current.
Moreover, it is preferable that the light-emitting element is an organic EL element.
With the present invention, more accurate correction of non-uniform luminance appearing among display elements can be achieved because voltage drops at a resistance component in the power source line are taken into consideration.
Preferred embodiments of the present invention will be described below in detail with reference to the drawings.
Examples of TFT V-I characteristics are depicted in
Here, an example is considered in which a resistance is inserted between the panel power source PVdd and the actual power source PVdd0, as shown in
The described results are also obtained when a resistance component r is disposed in the power source line for supplying voltage from the power source PVdd of the panel to each pixel as shown in
The resistance r as described above may reduce peak current because the total current of the panel cannot linearly increase as the total pixel data (the total panel current which should flow) becomes larger.
As a voltage drop due to such resistance component causes the same voltage shift for all pixels, non-uniform luminance does not appear even if the correction value for Vth (Cvth) is not changed. However, as the correction value for the characteristic μ of TFT (Cμ) assumes that the original black level is Vb, a correction shift will occur. To enhance correction accuracy, the term “−(Cμ−1)×I×r×k” should be added to obtain the formula below.
Hence, the corrected image data D′ may be expressed as follows:
D′=Cμ×D+Cvth−(Cμ−1)×I×r×k Formula 1
wherein D is signal output data of a γLUT, D′ is corrected signal data and input into a source driver, and k is a conversion gain of a D/A converter and given by the formula: k=(maximum data amplitude of D/A input)/(maximum voltage amplitude of D/A output).
In an active-matrix organic EL panel, data for each pixel is stored for one frame period in a storage capacitor which is added on the gate side of a drive TFT for driving pixels. If the influence of the resistance r is ignored, gamma correction for realizing proportionality between video signals and luminance, that is, an organic EL current shows proportionality between the total current of pixels in the organic EL panel at the completion of writing for one horizontal line and the total image data input during a period between one frame period before the completion and the completion. By calculating the proportionality constant beforehand, it is possible to estimate from the image data the total current of pixels per frame without the influence of the resistance r.
That is, the current (I) calculator 50 calculates the following value:
wherein, R(t): R input signal level at time t
G(t): G input signal level at time t
B(t): B input signal level at time t
Ar: (current flowing through one R pixel for maximum R input signal)/(maximum R input signal level)
Ag: (current flowing through one G pixel for maximum G input signal)/(maximum G input signal level)
Ab: (current flowing through one B pixel for maximum B input signal)/(maximum B input signal level)
Tf: one frame period
Tc: pixel clock period
The output from this current (I) calculator 50 is supplied to an adder 52, and multiplied by r×k, resulting in I(t)×r×k.
The resulting value for I(t)×r×k is supplied to an ILUT 54. As shown in
Then, in this look-up table ILUT 54, the predicted value of the total panel current which is calculated based on input image data is converted into the actual total panel current (or an approximate value), and the value for I×r×k is output.
The Cμ for each RGB signal which is output from the correction gain generation circuit 32 is incremented by −1 at one of the three adders 56 such that three values for Cμ−1 can be obtained. Each Cμ−1 is supplied to a respective one of three multipliers 58, where the input value is multiplied by I×r×k supplied by ILUT 54, resulting in (Cμ−1)×I×r×k for each RGB signal. Then, each (Cμ−1)×I×r×k is supplied to a respective one of three adders 60 as −(Cμ−1)×I×r×k. Each adder 60 adds −(Cμ−1)×I×r×k to Cμ×D+Cvth, which is obtained by multiplying the output D from the γLUT and Cμ supplied by the correction gain generation circuit and by adding Cvth supplied by the correction offset generation circuit, and obtains D′=Cμ×D+Cvth−(Cμ−1)×I×r×k for each RGB signal.
D′ is subsequently supplied to a D/A converter 16 via a shift register 12 and a data latch 14, and converted into analog data to be supplied to each data line. Thus, a data voltage for which the voltage drop caused by a resistance r in the power source line has been compensated can be obtained for each pixel, and uniformity of the display can be enhanced (non-uniform characteristics can be reduced).
The above-described correction expression can be transformed as follows:
D′=Cμ×D−(Cμ−1)×I×r×k+Cvth=D+(Cμ−1)×(D−I×r×k)+Cvth
Therefore, an arrangement can be provided as shown in
That is, each output D from each of the three γLUTs 30 is supplied to a respective one of the three adders 62, and from the input value is subtracted a value for I×r×k supplied by the ILUT 54, resulting in D−I×r×k. Next, each D−I×r×k is supplied to a respective one of the three multipliers 64, to be multiplied by (Cμ−1), which is obtained at each of the three adders 66 by subtracting 1 from Cμ supplied by the correction gain generation circuit 32, resulting in (Cμ−1)×(D−I×r×k). Then, each (Cμ−1)×(D−I×r×k) is supplied to a respective one of the three adders 42, at which Cvth supplied by the correction offset generation circuit 38 is added to (Cμ−1)×(D−I×r×k), resulting in (Cμ−1)×(D−I×r×k)+Cvth. Each (Cμ−1)×(D−I×r×k)+Cvth is added to D from each γLUT 30 at a respective one of the three adders 68, and then supplied to a shift register as D+(Cμ−1)×(D−I×r×k)+Cvth. There are three γLUTs, each of which is provided for one of the RGB signals as described above, and each output D is subject to the same process.
In this embodiment, as the number of adders can be smaller than that in the arrangement shown in
Also, an additional circuit can be provided for measuring the actual panel current flowing through the panel as shown in an arrangement in
Here, a current detector 70 is provided between the low voltage side power source terminal CV provided for the panel and the actual low voltage side power source CV0. The output from the current detector is subject to A/D conversion at an A/D converter 72 to obtain a current value I. This current value I is multiplied by r×k, further multiplied by (Cμ−1) at a multiplier 58, and subtracted from D×Cμ+Cvth at an adder 60, resulting in D×Cμ+Cvth−(Cμ−1)×I×r×k.
Thus, as this arrangement considers the actual current flowing through the panel, accurate correction can be achieved. Further, even if the panel current varies from the initial state due to changes of environmental conditions such as ambient temperature or deterioration with age, accurate correction can be achieved in the arrangement shown in
As described above, according to the present invention, non-uniform luminance can be accurately corrected, even if a resistance component is provided for the PVdd line.
Number | Date | Country | Kind |
---|---|---|---|
2007-193902 | Jul 2007 | JP | national |
Filing Document | Filing Date | Country | Kind | 371c Date |
---|---|---|---|---|
PCT/US08/08733 | 7/17/2008 | WO | 00 | 12/15/2009 |