The following patent applications, all of which were filed on the same day, are related: (1) U.S. patent application Ser. No. 12/769,065, entitled “Connecting Digital Storage Oscilloscopes”, (2) U.S. patent application Ser. No. 12/769,082, entitled “Driving An Electronic Instrument”; (3) U.S. patent application Ser. No. 12/769,114, entitled “Attenuator Circuit”; and (4) U.S. patent application Ser. No. 12/769,075, entitled “Multi-Level Triggering Circuit”. The disclosure of each of these patent applications is hereby incorporated by reference into this patent application as if set forth herein in full.
This patent application relates generally to driving an electronic instrument, such as a digital storage oscilloscope.
An oscilloscope is a type of electronic instrument for graphically displaying measured electrical parameters, such as voltage. Typically, an oscilloscope's graphical display includes a two-dimensional plot of the electrical parameter versus time.
Originally, oscilloscope were analog devices, which displayed their graphics on a cathode ray tube (CRT). Newer types of oscilloscopes are digital. For example, a digital storage oscilloscope (DSO) can convert analog signals to digital form, store those signals, and process the signals for display, typically on a liquid crystal display (LCD) device.
DSOs having two channels are known. Each channel of a DSO drives trigger comparators to support advanced triggering modes, such as runt, window and transition time triggering.
This patent application describes driving an electronic instrument, such as a digital storage oscilloscope (DSO)
For example, this patent application describes circuitry comprising a pre-amplifier having a differential output, where the differential output corresponds to a common mode voltage; a multiplexer comprised of sets of transistors, each of which has a control input; a comparator comprising input terminals, a first terminal of the input terminals to receive a signal that is based on an output of the multiplexer, and a second terminal of the input terminals to receive a threshold voltage; a compensation circuit to produce a divided voltage that varies in accordance with variations in the common mode voltage; and an amplifier to receive a predefined voltage and to use the divided voltage to affect the predefined voltage to produce the threshold voltage for the comparator. Signals in the differential output of the pre-amplifier are applicable to corresponding control inputs in the sets of transistors. This circuitry may include one or more of the following features, alone or in combination.
The transistors may comprise or be bipolar junction transistors. The control input of each transistor may comprise a base. Each transistor also may comprise an emitter and a collector. Transistors in the sets of transistors may be electrically connected collector-to-collector and emitter-to-emitter. The sets of transistor may comprise two pairs of transistors, each pair of which may be electrically connected collector-to-collector and emitter-to-emitter. The comparator may be configured to output a signal in response to the signal exceeding the threshold voltage. The amplifier may be configured to incorporate the divided voltage into the predefined voltage to produce the threshold voltage.
In one example, the pre-amplifier may be a first pre-amplifier, the common mode voltage may be a first common mode voltage, the comparator may be a first comparator, and the amplifier may be a first amplifier. The circuitry may comprise a second pre-amplifier having a differential output, where the differential output corresponds to a second common mode voltage; and a second comparator comprising second input terminals, a first terminal of the second input terminals to receive a second signal that is based on a second output of the multiplexer, and a second terminal of the second input terminals to receive a second threshold voltage. The compensation circuit may be configured to produce a second divided voltage that varies in accordance with variations in the second common mode voltage. A second amplifier may be configured to receive a second predefined voltage and to use the second divided voltage to affect the second predefined voltage to produce the second threshold voltage for the second comparator. Signals in the differential output of the second pre-amplifier may be applicable to corresponding control inputs in the sets of transistors.
The first common mode voltage and the second common mode voltage may each vary between low and high values. The circuitry may further comprise a first switch configured to apply the high value or the low value to the first pre-amplifier; and a second switch configured to apply the high value or the low value to the first pre-amplifier. The first and second switches may be configured so that the first switch applies the high value to the first pre-amplifier when the second switch applies the low value to the second pre-amplifier, and the second switch applies the high value to the first pre-amplifier when the first switch applies the low value to the second pre-amplifier.
The circuitry may further comprise a first digital-to-analog converter (DAC) configured to receive the differential output of the first pre-amplifier and, in response, to produce a first digital signal; and a second digital to analog converter configured to receive the differential output of the second pre-amplifier and, in response, to produce a second digital signal. The first amplifier may be configured to incorporate the first divided voltage into the first predefined voltage to produce the threshold voltage; and the second amplifier may be configured to incorporate the second divided voltage into the second predefined voltage to produce the second threshold voltage.
This patent application also describes a DSO comprising an analog to digital converter (ADC) to convert an input analog signal into a digital signal in accordance with a clock signal, and circuitry to generate a trigger signal. The circuitry comprises a pre-amplifier having a differential output, where the differential output corresponds to a common mode voltage; a multiplexer comprised of sets of transistors, each of which has a control input; a comparator comprising input terminals, a first terminal of the input terminals to receive a signal that is based on an output of the multiplexer, and a second terminal of the input terminals to receive a threshold voltage; a compensation circuit to produce a divided voltage that varies in accordance with variations in the common mode voltage; and an amplifier to receive a predefined voltage and to use the divided voltage to affect the predefined voltage to produce the threshold voltage for the comparator. Signals in the differential output of the pre-amplifier are applicable to corresponding control inputs in the sets of transistors. An edge selector is configured to identify a rising or falling edge of a signal output by the comparator and to produce an asynchronous trigger signal; and a latch is configured to output the trigger signal based on the asynchronous trigger signal and a version of a clock signal. A time interval digitizer is configured to determine a time difference that is based on the asynchronous trigger signal, where the time difference corresponds to a difference between an actual time that the trigger event occurred and a time that a clock signal running the ADC occurred. The DSO may include one or more of the following features, alone or in combination.
The DSO may comprise memory and a controller to capture data from the ADC based on the time difference and to store the data in the memory. The sets of transistor may comprise two pairs of transistors, each pair of which is electrically connected collector-to-collector and emitter-to-emitter. The comparator may be configured to output a signal in response to the signal exceeding the threshold voltage. The amplifier may be configured to incorporate the divided voltage into the predefined voltage to produce the threshold voltage.
The pre-amplifier may be a first pre-amplifier, the common mode voltage may be a first common mode voltage, the comparator may be a first comparator, the amplifier may be a first amplifier. The circuitry of the DSO may comprise a second pre-amplifier having a differential output, where operation of the second preamplifier is responsive to a second common mode voltage; and a second comparator comprising second input terminals, a first terminal of the second input terminals to receive a second signal that is based on a second output of the multiplexer, and a second terminal of the second input terminals to receive a second threshold voltage. The compensation circuit may be configured to produce a second divided voltage that varies in accordance with variations in the second common mode voltage. A second amplifier may be configured to receive a second predefined voltage and to use the second divided voltage to affect the second predefined voltage to produce the second threshold voltage for the second comparator. Signals in the differential output of the second pre-amplifier may be applicable to corresponding control inputs in the sets of transistors.
The first common mode voltage and the second common mode voltage may each vary between low and high values. The circuitry of the DSO may comprise a first switch configured to apply the high value or the low value to the first pre-amplifier; and a second switch configured to apply the high value or the low value to the first pre-amplifier. The first and second switches may be configured so that the first switch applies the high value to the first pre-amplifier when the second switch applies the low value to the second pre-amplifier, and the second switch applies the high value to the first pre-amplifier when the first switch applies the low value to the second pre-amplifier.
This patent application also describes a method of driving trigger comparators of a DSO or other type of electronic instrument. The method comprises controlling a set of pre-amplifiers so that a differential output from only one of the set of pre-amplifiers is applied to a multiplexer comprised of sets of transistors that are electrically connected to enable the differential output to control application of signals to a set of comparators; applying a threshold voltage to each comparator in the set of comparators; and outputting, from each comparator, a signal that is based on a corresponding threshold voltage and a corresponding signal applied as a result of the differential output. The method may include one or more of the following features, alone or in combination.
The differential output may have a common mode voltage. The method may further comprise tracking changes corresponding to the common mode voltage, and compensating the threshold voltage for the changes. Compensating the threshold voltage may comprise incorporating, into the threshold voltage, a voltage that corresponds to the changes.
Any two or more of the features described in this summary section may be combined to form embodiments not specifically described in this patent application.
All or part of the foregoing may be implemented as a computer program product comprised of instructions that are stored on one or more machine-readable media, and that are executable on one or more processing devices. All or part of the foregoing may be implemented as an apparatus, method, or system that may include one or more processing devices and memory to store executable instructions to implement functionality.
The details of one or more examples are set forth in the accompanying drawings and the description below. Further features, aspects, and advantages will become apparent from the description, the drawings, and the claims.
Described herein is way of driving trigger comparators of an instrument, such as a digital storage oscilloscope (DSO), from the differential output of a pre-amplifier using relatively simple circuitry. The circuitry supports relatively low signal loading, more precise control over trigger/threshold voltage levels, and intrinsic multiplexing of two or more channels into the trigger comparators. The circuitry enables conversion of a differential signal to two single-ended signals by separately buffering two components of the differential signal (positive and negative) using transistors in an emitter-follower configuration. The circuitry also provides a way to multiplex the two components of the differential signal into the trigger comparators, and a way to compensate for voltage errors inherent in differential-to-single-ended conversion by obtaining a common mode output voltage at an output of the transistors and incorporating that common mode output voltage into the threshold voltage.
In one example, the circuitry includes a pre-amplifier having a differential output, where the differential output corresponds to a common mode voltage; and a multiplexer comprised of sets of transistors, each of which has a control input. A comparator comprises input terminals, a first terminal of which is to receive a signal that is based on an output of the multiplexer, and a second terminal of which is to receive a threshold voltage. A compensation circuit is configured to produce a divided voltage that varies in accordance with variations in the common mode voltage; and an amplifier is configured to receive a predefined voltage and to use the divided voltage to affect the predefined voltage to produce the threshold voltage for the comparator. Signals in the differential output of the pre-amplifier are applicable to corresponding control inputs in the sets of transistors.
In the example of
Pre-amplifier 10 is controlled by an input voltage 21, which is applied via switch 22 (e.g., a transistor). Application of a high input voltage (e.g., 1.25V) turns-on pre-amplifier 10 on so that it provides the output signal noted above. Application of a low input voltage (e.g., 0.0V) turns-off pre-amplifier 10 so that it does not provide a voltage at its output terminals. The circuitry of
The differential output signal (voltage) from pre-amplifier 10 is applied to an analog-to-digital controller (ADC) 14. In this example, the differential signal has a common mode voltage of 1.25V, which is the same as the high voltage input via switch 21. The circuitry, however, is not limited to use with this value for the common mode voltage. In this regard, the common mode voltage refers to the average of two node voltages, here the positive and negative outputs of pre-amplifier 10. ADC 14 receives that differential output signal and converts it from analog form to digital form for use, e.g., in the DSO of
The differential output signal from pre-amplifier 10 is also applied to multiplexer 12, which also performs a buffering function. In this example, multiplexer 12 is constructed from bipolar junction transistors that are arranged in emitter-follower configurations. As shown in
Accordingly, when pre-amplifier 10 is active, component 46 of its output differential signal turns transistor 30 on (i.e., drives it to conduction), and component 47 of its output differential signal turns transistor 31 on. Since pre-amplifier 11 is inactive when pre-amplifier 10 is active, transistors 32 and 34 are not turned-on, resulting in single-ended control by pre-amplifier 10 over the output of multiplexer 12 and thus over the inputs to trigger comparators 50 and 51.
More specifically, the current outputs along paths 52 and 54 resulting from conduction of transistors 30 and 31 produce voltage inputs at the positive terminals of corresponding trigger comparators 50 and 51. The negative terminals of trigger comparators 50 and 51 receive threshold voltages, which are produced as described below. Each trigger comparator 50, 51 compares the voltage input on its positive terminal to its threshold voltage, and outputs a signal when the voltage input exceeds the threshold voltage.
The threshold voltage is determined using compensation circuit 60 in combination with differential amplifiers 61, 62 and digital-to-analog converters 64, 65. In this implementation, compensation circuit 60 is a resistive circuit that generates a common mode voltage at an output of multiplexer 12, namely at point 66. Compensation circuit 60 is a resistive divider circuit that produces a divided voltage that is the common mode voltage. In this implementation, resistors and voltage sources associated with the multiplexer and compensation circuit are sized so that the common mode voltage at point 66 equals the common mode voltage output from pre-amplifier 10 (or 11) level shifted by the base-emitter voltage of 30 and 31 (or 32 and 34).
Changes (e.g., deviations in) the common mode voltage applied from the output of pre-amplifier 10 are tracked in the common mode voltage obtained at point 66. Furthermore, single-ended driving of the type described herein leaves the offset of the base-emitter voltage of the transistors in the multiplexer uncompensated. This can introduce uncertainty and temperature drift into the input voltage of comparators 50, 51. Such deviations in the input voltage can have a negative effect on comparison to the threshold voltage. That is, if the comparator's input voltage were to deviate, while the threshold voltage remains constant, the resulting comparison may produce erroneous results. Accordingly, the circuitry described herein uses the common mode voltage from point 66 to affect the threshold voltage so that changes in the comparator input voltage are tracked in the threshold voltage.
More specifically, the following describes the operation of circuitry 72 associated with trigger comparator 50. Circuitry 72 associated with trigger comparator 51 is identical in structure and function in this embodiment.
A digital signal 74 corresponding to a predefined voltage is applied to digital-to-analog converter (DAC) 64. DAC 64 generates a corresponding analog signal 75 and applies that analog signal to differential amplifier 61. Differential amplifier 61 also receives the common mode voltage from point 66. Differential amplifier 61 incorporates the common mode voltage from point 66 into the analog signal 75 (e.g., adds the common mode voltage into the analog signal). The resulting output 77 of the differential amplifier is the threshold voltage that is applied to comparator 50. Because a component of this threshold voltage is the common mode voltage from point 66, the threshold voltage (at the negative terminal of comparator) will vary in accordance with variations in the comparator input voltage (at the positive terminal of comparator). Since the same variations affect both signals, the differences in the voltages being compared should remain substantially constant, resulting in a relatively accurate comparison.
To summarize,
Driving trigger comparators single-ended has advantages over differential drive. Single-ended driving provides a relatively simple way to set a trigger level for a trigger comparator. Single-ended driving also simplifies buffering pre-amplifier outputs and multiplexing pre-amplifier outputs.
As explained above, transistors 30, 31, 32 and 34 form a multiplexer that electrically connects only one of differential pre-amplifiers 10, 11 to dual trigger comparators 50, 51. Transistors 30, 31, 32 and 34 provide a relatively simple way to produce a relatively high bandwidth buffer merged with a multiplexer. Discrete transistors have advantages over an integrated multiplexer. For example, the transistors buffer the differential pre-amplifier outputs, thereby isolating the transmission lines to the trigger comparators and avoiding or reducing attenuation or distortion of the ADC input signal. The transistors present relatively low capacitive loading in the transmission lines between the differential pre-amplifiers and the ADCs. The transistors are relatively fast and thereby having a reduced effect on signal bandwidth at the comparators' inputs. The transistors also have relatively low noise.
As explained above, a change in the common mode voltage at the output of the pre-amplifier that is driving the comparators is superimposed on the trigger comparators' inputs. A conventional method of addressing this problem is to precisely fix the common mode voltage. Single-ended driving also leaves the offset of the base-emitter voltage of the transistors in the multiplexer uncompensated. This introduces uncertainty and temperature drift into the comparators' input voltage, making it difficult to achieve relatively precise and stable control of the comparators' trigger levels.
The circuitry described herein addresses the foregoing problems by measuring a common mode voltage at the output of the multiplexer, and adding the measured common mode voltage to the trigger level. Changes in the pre-amplifier's common mode voltage and the base-emitter voltage are automatically tracked by the measured common mode voltage. The threshold voltage is then compensated using these changes.
The circuitry is applicable in construction of a 1 GHz DSO using commercial off-the-shelf electronic components that, at present, lack the gain, bandwidth, and loading characteristics needed to drive dual trigger comparators without corrupting the signal reaching the ADCs. It is believed that the circuitry will out-perform state-of-the-art commercial integrated circuits (ICs) because, for every technology generation, discrete transistors outperform ICs on tasks such as buffering a signal with high bandwidth and low loading. The circuitry addresses limitations of discrete transistors, namely offset voltages and temperature drift, with a compensation circuit, as described above.
The circuitry shown in
Referring to
DSO 80 also includes a trigger comparator 89 to identify when input analog signal 85 exceeds a predefined voltage threshold. This is referred to as the threshold event, and is the point from which input analog signal 85 is referenced. Comparator 89 receives input analog signal 85 at its positive input and the voltage threshold 90 (threshold voltage) at its negative input. When input analog signal 85 exceeds voltage threshold 90, comparator 89 outputs a signal 91. Any type of signal may be used to indicate that an edge has been detected.
Edge selector 92 is a circuit that identifies either a rising edge or a falling edge of signal 91 output by comparator 89. The output of edge selector 92 constitutes an asynchronous trigger signal 94. Signal 94 is asynchronous because it is not in phase with clock signal 87. Rather, since signal 94 was detected in “real-time”, it will likely fall in between two pulses 95, 96 of clock signal 87, as shown in
Selector circuit 97 can be a flip-flop or other circuitry that is used to select, for output, either an asynchronous trigger signal (e.g., 94) or a version of clock signal 87. A step-down circuit 99 may be used to produce the version of clock signal 87. For example, step-down circuit 99 may reduce the frequency of clock signal 87 to that desired by a user of DSO 80. That is, ADC 84 typically samples at a relatively high rate of 2 GHz. If a user wants a lower sampling rate, that rate can be set in step-down circuit 99, which may, e.g., divide the rate by a set value, N. For example, if the user would like a 100 MHz sampling rate, the user may set “N” in step-down circuit to twenty (20). The user may set this via a computer or other instrument controls communicatively coupled to DSO 80.
Assuming that selector circuit 97 selects asynchronous trigger signal 94, selector circuit 97 outputs asynchronous trigger signal 94 (ATRIG) to both a latch circuit 100 and a time interval digitizer 101. Latch circuit 100 receives asynchronous trigger signal 94 and, in accordance with clock signal 87 (the full or stepped-down version), outputs a synchronous trigger signal 102 (STRIG). Synchronous trigger signal 102 is synchronous because it is in phase with clock signal 87, unlike asynchronous trigger signal 94, which is likely not in phase with clock signal 87. In this regard, it is noted that, in some cases, synchronous trigger signal 102 and asynchronous trigger signal 94 may both be in phase with clock signal 87. These cases, however, are coincidental, and not necessarily intended.
Time interval digitizer 101 is a circuit and/or controller that determines the real-time difference (ΔT, also referred to as “initial X”) between the asynchronous trigger signal 94 and the clock signal 87. The phase of clock signal 87 is represented, in time interval digitizer 101, by synchronous trigger signal 102, since synchronous trigger signal 102 is in phase with clock signal 87. Referring to
DSO 80 also includes a data capture controller 106, which may be any type of microcontroller or other processing circuitry. Data capture controller 106 receives (e.g., “captures”) data from ADC 84 in accordance with clock signal 87 (the full or stepped-down version). Data capture controller 66 stores this data, along with synchronous trigger signal 102 and ΔT in data memory 104. As noted above, a microprocessor or other processing device uses this information to reconstruct the original analog signal for display on the DSO.
As shown in
DSO 80 may be two-channel, meaning that two separate input analog signals can be tracked relative to the same internal trigger signal. So, in
A microprocessor or other processing device or circuitry may use the digital data and ΔT values to reproduce the original analog signals, and relate them to the same triggering event.
Any of the functionality described herein and their various modifications (hereinafter “the functions”), are not limited to the hardware and software described herein. All or part of the functions can be implemented, at least in part, via a computer program product, e.g., a computer program tangibly embodied in an information carrier, such as one or more machine-readable media, for execution by, or to control the operation of, one or more data processing apparatus, e.g., a programmable processor, a computer, multiple computers, and/or programmable logic components.
A computer program can be written in any form of programming language, including compiled or interpreted languages, and it can be deployed in any form, including as a stand-alone program or as a module, component, subroutine, or other unit suitable for use in a computing environment. A computer program can be deployed to be executed on one computer or on multiple computers at one site or distributed across multiple sites and interconnected by a network.
Actions associated with implementing all or part of the functions can be performed by one or more programmable processors executing one or more computer programs to perform the functions of the calibration process. All or part of the functions can be implemented as, special purpose logic circuitry, e.g., an FPGA (field programmable gate array) and/or an ASIC (application-specific integrated circuit).
Processors suitable for the execution of a computer program include, by way of example, both general and special purpose microprocessors, and any one or more processors of any kind of digital computer. Generally, a processor will receive instructions and data from a read-only memory or a random access memory or both. Components of a computer include a processor for executing instructions and one or more memory devices for storing instructions and data.
Components of different embodiments described herein may be combined to form other embodiments not specifically set forth above. Components may be left out of the circuitry shown in
Any components of the following patent applications may be combined to produce embodiment(s) not specifically described herein: (1) U.S. patent application Ser. No. 12/769,065, entitled “Connecting Digital Storage Oscilloscopes”; (2) U.S. patent application Ser. No. 12/769,082, entitled “Driving An Electronic Instrument”; (3) U.S. patent application Ser. No. 12/769,114, entitled “Attenuator Circuit”; and (4) U.S. patent application Ser. No. 12/769,075, entitled “Multi-Level Triggering Circuit”.
Other embodiments not specifically described herein are also within the scope of the following claims.
Number | Name | Date | Kind |
---|---|---|---|
2778883 | Buckerfield | Jan 1957 | A |
3573644 | Evel | Apr 1971 | A |
3927374 | Nakaya | Dec 1975 | A |
4097798 | Olson et al. | Jun 1978 | A |
4119910 | Hayashi | Oct 1978 | A |
4147988 | Hall | Apr 1979 | A |
4283713 | Philipp | Aug 1981 | A |
4360747 | Ryan | Nov 1982 | A |
4365193 | Bollero et al. | Dec 1982 | A |
4495586 | Andrews | Jan 1985 | A |
4507618 | Nelson | Mar 1985 | A |
4523161 | Miles | Jun 1985 | A |
4628253 | Yu et al. | Dec 1986 | A |
4647862 | Blair | Mar 1987 | A |
4647915 | Shank et al. | Mar 1987 | A |
4678345 | Agoston | Jul 1987 | A |
4694244 | Whiteside et al. | Sep 1987 | A |
4704036 | Holte et al. | Nov 1987 | A |
4716345 | Shank et al. | Dec 1987 | A |
4755951 | Hollister | Jul 1988 | A |
4779045 | Shank | Oct 1988 | A |
4855968 | Shank | Aug 1989 | A |
5034698 | Moriyasu | Jul 1991 | A |
5097147 | Stuebing et al. | Mar 1992 | A |
5119404 | Aihara | Jun 1992 | A |
5121075 | Roach | Jun 1992 | A |
5180932 | Bengel | Jan 1993 | A |
5222028 | LaBarre et al. | Jun 1993 | A |
5223784 | Nelson et al. | Jun 1993 | A |
5225776 | Dobos et al. | Jul 1993 | A |
5289500 | Inou et al. | Feb 1994 | A |
5315627 | Draving | May 1994 | A |
5319266 | Chu et al. | Jun 1994 | A |
5498985 | Parle et al. | Mar 1996 | A |
5706222 | Bonaccio et al. | Jan 1998 | A |
5754827 | Barbier et al. | May 1998 | A |
5777489 | Barbier et al. | Jul 1998 | A |
5912593 | Susak et al. | Jun 1999 | A |
5933129 | Egami et al. | Aug 1999 | A |
6057706 | Barbier et al. | May 2000 | A |
6218904 | Panther | Apr 2001 | B1 |
6265894 | Reblewski et al. | Jul 2001 | B1 |
6366154 | Pulvirenti | Apr 2002 | B2 |
6377106 | Rozsypal | Apr 2002 | B1 |
6388465 | Barbier et al. | May 2002 | B1 |
6400219 | Fayed | Jun 2002 | B1 |
6473701 | Tallman et al. | Oct 2002 | B1 |
6522083 | Roach | Feb 2003 | B1 |
6560494 | Soto et al. | May 2003 | B1 |
6621913 | de Vries | Sep 2003 | B1 |
6681354 | Gupta | Jan 2004 | B2 |
6701280 | Horne et al. | Mar 2004 | B2 |
6717433 | Barbier et al. | Apr 2004 | B2 |
6782298 | Soto et al. | Aug 2004 | B2 |
6801097 | Wallace | Oct 2004 | B2 |
6807496 | Pickerd | Oct 2004 | B2 |
6812688 | Tan et al. | Nov 2004 | B2 |
6819170 | Kindt | Nov 2004 | B1 |
6832174 | Tran et al. | Dec 2004 | B2 |
6909979 | Saitou et al. | Jun 2005 | B2 |
6927608 | Chen et al. | Aug 2005 | B1 |
7058548 | Pupalaikis et al. | Jun 2006 | B2 |
7065458 | Tran et al. | Jun 2006 | B2 |
7072804 | Weller | Jul 2006 | B2 |
7139684 | Pupalaikis et al. | Nov 2006 | B2 |
7148754 | Kaminski | Dec 2006 | B2 |
7191079 | Smith et al. | Mar 2007 | B2 |
7191372 | Jacobson et al. | Mar 2007 | B1 |
7219037 | Pupalaikis et al. | May 2007 | B2 |
7222055 | Pupalaikis et al. | May 2007 | B2 |
7236900 | Hagen et al. | Jun 2007 | B2 |
7245163 | Nakamura | Jul 2007 | B2 |
7262632 | Hazucha et al. | Aug 2007 | B2 |
7280930 | Kobayashi | Oct 2007 | B2 |
7282965 | Hatooka et al. | Oct 2007 | B2 |
7285946 | Ems et al. | Oct 2007 | B2 |
7304550 | Rostami et al. | Dec 2007 | B2 |
7365617 | Rostami et al. | Apr 2008 | B2 |
7373281 | Pupalaikis et al. | May 2008 | B2 |
7386409 | Mueller et al. | Jun 2008 | B2 |
7394410 | Wegener | Jul 2008 | B1 |
7519513 | Pupalaikis et al. | Apr 2009 | B2 |
7616066 | Ishii et al. | Nov 2009 | B2 |
7642822 | Baker et al. | Jan 2010 | B2 |
7646766 | Schmidt et al. | Jan 2010 | B2 |
7868664 | Markozen et al. | Jan 2011 | B2 |
7881414 | Kimura et al. | Feb 2011 | B2 |
7944229 | Joshi et al. | May 2011 | B2 |
8073656 | Pupalaikis et al. | Dec 2011 | B2 |
8239158 | Crain et al. | Aug 2012 | B2 |
8305903 | Louise et al. | Nov 2012 | B1 |
8386208 | Cake et al. | Feb 2013 | B2 |
8433532 | LeBrun | Apr 2013 | B2 |
8433543 | LeBrun | Apr 2013 | B2 |
20020089349 | Barbier et al. | Jul 2002 | A1 |
20020104051 | Gupta | Aug 2002 | A1 |
20020175732 | Blon et al. | Nov 2002 | A1 |
20020175739 | Sidiropoulos et al. | Nov 2002 | A1 |
20020196013 | Goldstein et al. | Dec 2002 | A1 |
20030090299 | Dathe et al. | May 2003 | A1 |
20030184349 | Carvajal et al. | Oct 2003 | A1 |
20030208330 | Pickerd | Nov 2003 | A1 |
20030223317 | Soto et al. | Dec 2003 | A1 |
20040012454 | Wallace | Jan 2004 | A1 |
20040117138 | Tran et al. | Jun 2004 | A1 |
20040117143 | Tran et al. | Jun 2004 | A1 |
20040128076 | Pupalaikis et al. | Jul 2004 | A1 |
20040178820 | Barbier et al. | Sep 2004 | A1 |
20050089883 | Weinrich et al. | Apr 2005 | A1 |
20050134324 | Boyer et al. | Jun 2005 | A1 |
20050174148 | Fiedler | Aug 2005 | A1 |
20050225310 | Smith et al. | Oct 2005 | A1 |
20050234670 | Hagen et al. | Oct 2005 | A1 |
20050261853 | Dobyns | Nov 2005 | A1 |
20060074606 | Pupalaikis et al. | Apr 2006 | A1 |
20060080065 | Pupalaikis et al. | Apr 2006 | A1 |
20060106502 | See et al. | May 2006 | A1 |
20060145768 | Kaminski | Jul 2006 | A1 |
20060161401 | Pupalaikis et al. | Jul 2006 | A1 |
20060176151 | Ems et al. | Aug 2006 | A1 |
20060177018 | Kobayashi et al. | Aug 2006 | A1 |
20060178850 | Kobayashi | Aug 2006 | A1 |
20060195301 | Mueller et al. | Aug 2006 | A1 |
20060202748 | Furukawa et al. | Sep 2006 | A1 |
20060238270 | Rostami et al. | Oct 2006 | A1 |
20060244494 | Cetrulo et al. | Nov 2006 | A1 |
20060259256 | Roach | Nov 2006 | A1 |
20070013449 | Ishii et al. | Jan 2007 | A1 |
20070027658 | Pupalaikis et al. | Feb 2007 | A1 |
20070069768 | Hatooka et al. | Mar 2007 | A1 |
20070112532 | Pupalaikis et al. | May 2007 | A1 |
20070126525 | Nicholson | Jun 2007 | A1 |
20070185669 | Pupalaikis et al. | Aug 2007 | A1 |
20070247256 | Rostami et al. | Oct 2007 | A1 |
20080054967 | Kobayashi | Mar 2008 | A1 |
20080061844 | Zeng et al. | Mar 2008 | A1 |
20080120053 | Pupalaikis et al. | May 2008 | A1 |
20080130654 | Schmidt et al. | Jun 2008 | A1 |
20080258957 | Pupalaikis et al. | Oct 2008 | A1 |
20080309355 | Nozaki et al. | Dec 2008 | A1 |
20090002213 | LaMarche et al. | Jan 2009 | A1 |
20090027086 | Trifonov | Jan 2009 | A1 |
20090066403 | Horsky et al. | Mar 2009 | A1 |
20090108906 | Butler | Apr 2009 | A1 |
20090251186 | Nedachi | Oct 2009 | A1 |
20090267666 | Marutani | Oct 2009 | A1 |
20100039157 | Kaeriyama et al. | Feb 2010 | A1 |
20100102868 | Kim et al. | Apr 2010 | A1 |
20100117699 | Wu et al. | May 2010 | A1 |
20100176847 | Kitsunezuka et al. | Jul 2010 | A1 |
20100182050 | Markozen et al. | Jul 2010 | A1 |
20110043270 | Kusuda | Feb 2011 | A1 |
20110115526 | Ouchi | May 2011 | A1 |
20110187424 | Grewing et al. | Aug 2011 | A1 |
20110191066 | Delbue et al. | Aug 2011 | A1 |
20110267036 | Kharrati et al. | Nov 2011 | A1 |
20110267037 | Kharrati et al. | Nov 2011 | A1 |
20110267214 | Roach | Nov 2011 | A1 |
20120212251 | Yanagishima et al. | Aug 2012 | A1 |
Number | Date | Country |
---|---|---|
264510 | Apr 2004 | AT |
200027578 | Apr 2001 | AU |
2003252059 | Feb 2004 | AU |
2003291653 | May 2004 | AU |
1126866 | Jun 1982 | CA |
1203295 | Apr 1986 | CA |
1278344 | Dec 1990 | CA |
2238955 | Nov 1999 | CA |
2272740 | Nov 1999 | CA |
2353950 | Apr 2001 | CA |
1399724 | Feb 2003 | CN |
1675822 | Sep 2005 | CN |
1723621 | Jan 2006 | CN |
101116066 | Jan 2008 | CN |
2824103 | Dec 1978 | DE |
3065612 | Dec 1983 | DE |
3335868 | Apr 1984 | DE |
60009856 | May 2004 | DE |
102004019966 | Nov 2005 | DE |
102006040793 | Jun 2007 | DE |
0023708 | Feb 1981 | EP |
0250682 | Jan 1988 | EP |
0278637 | Aug 1998 | EP |
1133702 | Sep 2001 | EP |
1359427 | Nov 2003 | EP |
1554807 | Jul 2005 | EP |
1738185 | Jan 2007 | EP |
1836586 | Sep 2007 | EP |
1846770 | Oct 2007 | EP |
1847103 | Oct 2007 | EP |
2393472 | Dec 1978 | FR |
2534090 | Apr 1984 | FR |
1583550 | Jan 1981 | GB |
2130038 | May 1984 | GB |
2433659 | Jun 2007 | GB |
00025CN2005 | Apr 2007 | IN |
1119341 | Mar 1986 | IT |
54-002019 | Jan 1979 | JP |
59-086322 | May 1984 | JP |
63-5270 | Jan 1988 | JP |
63-193068 | Aug 1988 | JP |
02-007609 | Jan 1990 | JP |
02-052282 | Feb 1990 | JP |
03-211695 | Sep 1991 | JP |
04-212067 | Aug 1992 | JP |
06-034666 | Feb 1994 | JP |
09-318669 | Dec 1997 | JP |
2002-544576 | Dec 2002 | JP |
2003-329709 | Nov 2003 | JP |
2006-504100 | Feb 2006 | JP |
2007-159118 | Jun 2007 | JP |
2008-521014 | Jun 2008 | JP |
PA05000704 | Apr 2005 | MX |
7806065 | Dec 1978 | NL |
8303383 | May 1984 | NL |
8901648 | Jan 1990 | NL |
187880 | Sep 1991 | NL |
339409 | Sep 1998 | TW |
WO0123901 | Apr 2001 | WO |
WO2004010571 | Jan 2004 | WO |
WO2004038432 | May 2004 | WO |
WO2005103736 | Nov 2005 | WO |
WO2006055935 | May 2006 | WO |
WO2006086256 | Aug 2006 | WO |
WO2006086257 | Aug 2006 | WO |
WO2006086258 | Aug 2006 | WO |
WO2006093541 | Sep 2006 | WO |
Entry |
---|
Roach, Steven D., “Signal Conditioning in Oscilloscopes and the Spirit of Invention”, in the Art and Science of Analog Circuit Design, ed. Jim Williams, Butterworth-Heinemann, Boston (1995). |
White Paper “XYZs of Oscilloscopes: Primer”, TEK1511 / 03W-8605-5, (c) 2009 Tektronix. |
Agilent Technologies Application Note 1608, “What is the difference between an equivalent time sampling oscilloscope and a real-time oscilloscope?”, 5989-8794EN, (c) 2008 Agilent Technologies, Inc. |
Search Report for U.S. Appl. No. 12/769,065 ,entitled “Fixed-Price Novelty Search Report” (2010). |
Search Report for U.S. Appl. No. 12/769,082, entitled “Fixed-Price Novelty Search Report” (2010). |
Search Report for U.S. Appl. No. 12/769,114, entitled “Fixed-Price Novelty Search Report ” (2010). |
Search Report for Application No. 12/769,075, entitled “Fixed-Price Novelty Search Report” (2010). |
Highlighted U.S. Patent Publication No. US2004117138 (Tran et al., Pub Date: Jun. 17, 2004). |
Action and Response History in US Publication No. US2004/0117138. |
File History for US Patent No. 5,121,075 (Issue Date: Jun. 9, 1992). |
Teradyne, Inc., “Prior Art Fig. 1: Ai760 DSO Rev A showing differential drive comparators with trigger level control . . . ”, (Aug. 2007). |
Teradyne, Inc., “Prior Art Fig. 1: Ai760 Rev A DSO and prior art references listed in Section 7”, (Aug. 2007). |
Number | Date | Country | |
---|---|---|---|
20110267030 A1 | Nov 2011 | US |