Patent Application
20120092394
The present invention relates to a driving method for a plasma display panel, and a plasma display apparatus that are used for a wall-mounted television or a large monitor.
A typical AC surface discharge panel used as a plasma display panel (hereinafter, simply referred to as “panel”) has a large number of discharge cells that are formed between a front plate and a rear plate facing each other.
The front plate has the following elements:
The rear plate has the following elements:
A subfield method is typically used as a method for driving the panel. In the subfield method, the brightness obtained by one light emission is not controlled, but the number of light emissions occurring in a unit time (e.g. one field) is controlled for brightness adjustment. For this purpose, in the subfield method, one field is divided into a plurality of subfields, and gradations are displayed by causing light emission or no light emission in each discharge cell in each subfield. Each subfield has an initializing period, an address period, and a sustain period.
In the initializing period, an initializing waveform is applied to each scan electrode so as to cause an initializing discharge in each discharge cell. This forms wall charge necessary for the subsequent address operation, and generates priming particles for causing an address discharge stably (excitation particles for causing an address discharge), in each discharge cell.
In the address period, a scan pulse is applied to the scan electrodes, and an address pulse based on the signals of an image to be displayed is applied to the data electrodes. Thus, an address discharge is caused in a discharge cell to be lit so as to form wall charge therein (hereinafter, this operation being also referred to as “addressing”).
In the sustain period, a number of sustain pulses predetermined for each subfield is alternately applied to display electrode pairs, each formed of a scan electrode and a sustain electrode. Thus, a sustain discharge is caused in the discharge cells having undergone an address discharge, and the phosphor layers in the discharge cells are caused to emit light. Thereby, each discharge cell is caused to emit light at a luminance corresponding to the luminance weight predetermined for each subfield. In this manner, each discharge cell in the panel is caused to emit light at a luminance corresponding to the gradation value of the image signal. Thus, an image is displayed in an image display area.
In this subfield method, the following driving method, for example, can minimize the light emission unrelated to gradation display so as to enhance the contrast ratio of the display image. In the initializing period of one subfield among a plurality of subfields, an all-cell initializing operation for causing an initializing discharge in all the discharge cells is performed. In the initializing periods of the other subfields, a selective initializing operation for causing an initializing discharge only in the discharge cells having undergone a sustain discharge in the immediately preceding sustain period is performed. With these operations, the luminance of a black display area (hereinafter, simply referred to as “luminance of black level”) where no sustain discharge occurs is determined only by the weak light emission in the all-cell initializing operation. Thus, an image of high contrast can be displayed.
On the other hand, with the recent increase in the screen size and luminance of a panel, the electric power consumption of the panel tends to increase. In a panel of large screen and high definition, the load during driving of the panel increases and this tends to destabilize the discharge. In order to cause a stable discharge, the driving voltage applied to the electrodes is increased. However, increasing the driving voltage further increases the electric power consumption. When the driving voltage or the electric power consumption exceeds the rated values of the components constituting the driver circuits, the circuits can malfunction.
The data electrode driver circuit performs an address operation for applying an address pulse voltage to the data electrodes, and thereby causes an address discharge in the discharge cells. When the electric power consumption in the address operation exceeds the rated values of the integrated circuits (ICs) constituting the data electrode driver circuit and the ICs malfunction, an addressing failure can occur. That is, no address discharge occurs in the discharge cells where an address discharge is to be caused, or an address discharge occurs in the discharge cells where no address discharge is to be caused. Thus, in order to suppress the electric power consumption in the address operation, the following method (e.g. Patent Literature 1) is disclosed. In this method, the electric power consumption of the data electrode driver circuit is estimated based on image signals, and when the estimated value is equal to or larger than a set value, gradations of the display image are limited.
In the address period, as described above, an address discharge is caused in the discharge cells by applying a scan pulse voltage to the scan electrodes and an address pulse voltage to the data electrodes. For this reason, it is difficult to cause a stable address operation only with a technique for stabilizing the operation of the data electrode driver circuit disclosed in Patent Literature 1. For a stable address operation, a technique for stabilizing the operation of a circuit for driving the scan electrodes (scan electrode driver circuit) is also important.
Further, the scan pulse voltage is sequentially applied to the respective scan electrodes in the address period. Thus, especially in a high-definition panel, an increased number of scan electrodes increases the time taken in the address period. Wall charge formed in the discharge cells by the initializing discharge gradually reduces with a lapse of time. For this reason, the loss of the wall charge in the discharge cells undergoing an address operation in a later part of the address period is larger than the loss of the wall charge in the discharge cells undergoing an address operation in an earlier part of the address period. Thus, the address discharge in the former discharge cells tends to be unstable.
PTL 1
Unexamined Japanese Patent Publication No. 2000-66638
In a driving method for a panel of the present invention,
With this operation, in the region where the absolute value of the difference between the first partial light-emitting rate and the second partial light-emitting rate is equal to or larger than the light-emitting rate threshold value, the order of address operations on the respective regions is determined based on the result of the magnitude comparison using the first partial light-emitting rate. In the region where the absolute value of the difference between the first partial light-emitting rate and the second partial light-emitting rate is smaller than the light-emitting rate threshold value, the order of address operations on the respective regions is determined based on the result of the magnitude comparison using the second partial light-emitting rate. Therefore, in the display of an ordinary image, the address operation is performed earlier on the regions having higher first partial light-emitting rates. In the display of a predetermined image where a slight change in luminance is likely to be perceived, the order of address operations on the respective regions can be maintained. Thus, this method can prevent an increase in the scan pulse voltage (amplitude) necessary for causing a stable address discharge and cause a stable address discharge, even in a panel of large screen, high definition, and high luminance. In the display of a predetermined image where a slight change in luminance is likely to be perceived, this method can prevent a temporal change in the emission luminance caused by the address discharge. Thus, high image display quality can be achieved.
A plasma display apparatus of the present invention includes the following elements:
The scan electrode driver circuit performs the address operation on the respective regions in the order based on the result of the magnitude comparison in the light-emitting rate comparison circuit. The light-emitting rate comparison circuit sets the partial light-emitting rate detected in a current subfield as a first partial light-emitting rate, sets the partial light-emitting rate used for the magnitude comparison in a subfield identical with the current subfield in a field immediately preceding the field to which the current subfield belongs to as a second partial light-emitting rate. Further, the light-emitting rate comparison circuit calculates the absolute value of the difference between the first partial light-emitting rate and the second partial light-emitting rate in each region. In the region where the absolute value of the difference is equal to or larger than a predetermined light-emitting rate threshold value, the first partial light-emitting rate is used for the magnitude comparison in the current subfield. In the region where the absolute value of the difference is smaller than the light-emitting rate threshold value, the second partial light-emitting rate is used for the magnitude comparison in the current subfield.
With this structure, in the region where the absolute value of the difference between the first partial light-emitting rate and the second partial light-emitting rate is equal to or larger than the light-emitting rate threshold value, the order of address operations on the respective regions is determined based on the result of the magnitude comparison using the first partial light-emitting rate. In the region where the absolute value of the difference between the first partial light-emitting rate and the second partial light-emitting rate is smaller than the light-emitting rate threshold value, the order of address operations on the respective regions is determined based on the result of the magnitude comparison using the second partial light-emitting rate. Therefore, in the display of an ordinary image, the address operation is performed earlier on the regions having higher first partial light-emitting rates. In the display of a predetermined image where a slight change in luminance is likely to be perceived, the order of address operations on the respective regions can be maintained. This structure can prevent an increase in the scan pulse voltage (amplitude) necessary for causing a stable address discharge and cause a stable address discharge, even in a panel of large screen, high definition, and high luminance. In the display of a predetermined image where a slight change in luminance is likely to be perceived, this structure can prevent a temporal change in the emission luminance caused by the address discharge. Thus, high image display quality can be achieved.
Hereinafter, a plasma display apparatus in accordance with embodiments of the present invention is described, with reference to the accompanying drawings.
In order to lower a discharge start voltage in discharge cells, protective layer 26 is made of a material predominantly composed of MgO. MgO has proven performance as a panel material, and has a large secondary electron emission coefficient and excellent durability when neon (Ne) and xenon (Xe) gas is sealed.
A plurality of data electrodes 32 is formed on rear plate 31. Dielectric layer 33 is formed so as to cover data electrodes 32, and mesh barrier ribs 34 are formed on the dielectric layer. On the side faces of barrier ribs 34 and on dielectric layer 33, phosphor layers 35 for emitting light of red color (R), green color (G), and blue color (B) are formed.
Front plate 21 and rear plate 31 face each other such that display electrode pairs 24 intersect with data electrodes 32 with a small discharge space sandwiched between the electrodes. The outer peripheries of the plates are sealed with a sealing material, such as a glass frit. In the inside discharge space, a mixture gas of neon and xenon is sealed as a discharge gas. In this embodiment, a discharge gas having a xenon partial pressure of approximately 10% is used to improve emission efficiency. The discharge space is partitioned into a plurality of compartments by barrier ribs 34. Discharge cells are formed in the intersecting parts of display electrode pairs 24 and data electrodes 32. The discharge cells discharge and emit light so as to display an image on panel 10.
The structure of panel 10 is not limited to the above, and may include barrier ribs in a stripe pattern. The mixture ratio of the discharge gas is not limited to the above numerical value, and other mixture ratios may be used.
Next, driving voltage waveforms for driving panel 10 and the operation thereof are outlined. A plasma display apparatus of this embodiment display gradations by a subfield method. In the subfield method, one field is divided into a plurality of subfields along a temporal axis, a luminance weight is set for each subfield, and the light emission and no light emission in each discharge cell are controlled in each subfield.
In this embodiment, as an example, a description is provided for a structure where one field is formed of eight subfields (the first SF, and second SF through eighth SF), and the respective subfields have luminance weights of 1, 2, 4, 8, 16, 32, 64, and 128 such that the temporally later subfields have the larger luminance weights. In the initializing period of one subfield among the plurality of subfields, an all-cell initializing operation for causing an initializing discharge in all the discharge cells is performed. In the initializing periods of the other subfields, a selective initializing operation for selectively causing an initializing discharge in the discharge cells having undergone a sustain discharge in the immediately preceding sustain period is performed. These operations can minimize the light emission in a black display area where no sustain discharge occurs, and enhance the contrast ratio of an image displayed on panel 10. Hereinafter, a subfield where an all-cell initializing operation is performed is referred to as “all-cell initializing subfield”, and a subfield where a selective initializing operation is performed is referred to as “selective initializing subfield”.
In this embodiment, a description is provided for an example where the all-cell initializing operation is performed in the initializing period of the first SF, and the selective initializing operation is performed in the initializing periods of the second SF through eighth SF. With these operations, the light emission unrelated to image display is only the light emission caused by the discharge in the all-cell initializing operation in the first SF. Thus, luminance of black level, i.e. the luminance of a black display area where no sustain discharge occurs, is determined only by the weak light emission in the all-cell initializing operation. Thereby, an image of high contrast can be displayed on panel 10. In the sustain period of each subfield, sustain pulses equal in number to the luminance weight of the subfield multiplied by a predetermined proportionality factor are applied to respective electrode pairs 24. This proportionality factor is a luminance magnification.
However, in this embodiment, the number of subfields or the luminance weights of the respective subfields is not limited to the above values. The subfield structure may be switched based on image signals, for example.
First, a description is provided for the first SF, i.e. an all-cell initializing subfield.
In the first half of the initializing period of the first SF, 0 (V) is applied to data electrode D1 through data electrode Dm, and sustain electrode SU1 through sustain electrode SUn. Voltage Vi1 is applied to scan electrode SC1 through scan electrode SC. Voltage Vi1 is set to a voltage lower than a discharge start voltage with respect to sustain electrode SU1 through sustain electrode SUn. Further, a ramp voltage gently rising from voltage Vi1 toward voltage Vi2 is applied to scan electrode SC1 through scan electrode SCn. Hereinafter, this ramp voltage is referred to as “up-ramp voltage L1”. Voltage Vi2 is set to a voltage exceeding the discharge start voltage with respect to sustain electrode SU1 through sustain electrode SUn. Examples of the gradient of this up-ramp voltage L1 include a numerical value of approximately 1.3 V/psec.
While this up-ramp voltage L1 is rising, a weak initializing discharge continuously occurs between scan electrode SC1 through scan electrode SCn and sustain electrode SU1 through sustain electrode SUn, and between scan electrode SC1 through scan electrode SCn and data electrode D1 through data electrode Dm. Then, negative wall voltage accumulates on scan electrode SC1 through scan electrode SCn, and positive wall voltage accumulates on data electrode D1 through data electrode Dm and sustain electrode SU1 through sustain electrode SUn. This wall voltage on the electrodes means voltages generated by the wall charge that accumulates on the electrodes covering the dielectric layers, a protective layer, phosphor layers, or the like.
In the second half of the initializing period, positive voltage Ve1 is applied to sustain electrode SU1 through sustain electrode SUn, and 0 (V) is applied to data electrode D1 through data electrode Dm. A ramp voltage gently falling from voltage Vi3 to negative voltage Vi4 is applied to scan electrode SC1 through scan electrode SCn. Hereinafter, this ramp voltage is referred to as “down-ramp voltage L2”. Voltage Vi3 is set to a voltage lower than the discharge start voltage with respect to sustain electrode SU1 through sustain electrode SUn, and voltage Vi4 is set to a voltage exceeding the discharge start voltage. Examples of this down-ramp voltage L2 include a numerical value of approximately −2.5 V/psec.
While down-ramp voltage L2 is applied to scan electrode SC1 through scan electrode SCn, a weak initializing discharge occurs between scan electrode SC1 through scan electrode SCn and sustain electrode SU1 through sustain electrode SUn, and between scan electrode SC1 through scan electrode SCn and data electrode D1 through data electrode Dm. This weak discharge reduces the negative wall voltage on scan electrode SC1 through scan electrode SCn and the positive wall voltage on sustain electrode SU1 through sustain electrode SU, and adjust the positive wall voltage on data electrode D1 through data electrode Dm to a value appropriate for the address operation. In this manner, the all-cell initializing operation for causing an initializing discharge in all the discharge cells is completed.
In the subsequent address period, scan pulse voltage Va is sequentially applied to scan electrode SC1 through scan electrode SCn. Positive address pulse voltage Vd is applied to data electrode Dk (k=1 through m) corresponding to a discharge cell to be lit among data electrode D1 through data electrode Dm. Thus, an address discharge is selectively caused in the respective discharge cells. At this time, in this embodiment, the order of scan electrodes 22 to be applied with scan pulse voltage Va, or the order of address operations of the ICs for driving scan electrodes 22 is changed based on the detection result in the partial light-emitting rate detection circuit to be described later. The details will be described later. Herein, a description is provided for a case where scan pulse voltage Va is applied from scan electrode SC1 in order.
Specifically, first, voltage Vet is applied to sustain electrode SU1 through sustain electrode SUn, and voltage Vc (voltage Vc=voltage Va+voltage Vsc) is applied to scan electrode SC1 through scan electrode SCn.
Next, negative scan pulse voltage Va is applied to scan electrode SC1 in the first row. Further, positive address pulse voltage Vd is applied to data electrode Dk (k=1 through m) of a discharge cell to be lit in the first row among data electrode D1 through data electrode Dm. At this time, the voltage in the intersecting part of data electrode Dk and scan electrode SC1 is obtained by adding the difference between the wall voltage on data electrode Dk and the wall voltage on scan electrode SC1 to a difference in externally applied voltage (voltage Vd−voltage Va). Thus, the electric potential difference between data electrode Dk and scan electrode SC1 exceeds the discharge start voltage, and a discharge occurs between data electrode Dk and scan electrode SC1.
Since voltage Ve2 is applied to sustain electrode SU1 through sustain electrode SUn, the electric potential difference between sustain electrode SU1 and scan electrode SC1 is obtained by adding the difference between the wall voltage on sustain electrode SU1 and the wall voltage on scan electrode SC1 to a difference in externally applied voltage (voltage Ve2−voltage Va). At this time, setting voltage Ve2 to a voltage value slightly lower than the discharge start voltage can make a state where a discharge is likely to occur but does not actually occurs between sustain electrode SU1 and scan electrode SC1. With this setting, a discharge occurring between data electrode Dk and scan electrode SC1 can trigger a discharge between the areas of sustain electrode SU1 and scan electrode SC1 intersecting with data electrode Dk. Thus, an address discharge occurs in the discharge cell to be lit. Positive wall voltage accumulates on scan electrode SC1, and negative wall voltage accumulates on sustain electrode SU1. Negative wall voltage also accumulates on data electrode Dk.
In this manner, address operation is performed to cause an address discharge in the discharge cells to be lit in the first row and to accumulate wall voltage on the respective electrodes. On the other hand, the voltage in the intersecting parts of scan electrode SC1 and data electrode D1 through data electrode Dm applied with no address pulse voltage Vd does not exceed the discharge start voltage, and thus no address discharge occurs. The above address operation is repeated until the operation reaches the discharge cells in the n-th row, and the address period is completed.
In the subsequent sustain period, sustain pulses equal in number to the luminance weight multiplied by a predetermined luminance magnification are alternately applied to display electrode pairs 24. This causes a sustain discharge in the discharge cells having undergone the address discharge, and causes a light emission in the discharge cells.
In this sustain period, first, positive sustain pulse voltage Vs is applied to scan electrode SC1 through scan electrode SCn, and a ground electric potential as a base electric potential, i.e. 0 (V), is applied to sustain electrode SU1 through sustain electrode SUn. Then, in the discharge cells having undergone the address discharge, the electric potential difference between scan electrode SCi and sustain electrode SUi is obtained by adding the difference between the wall voltage on scan electrode SCi and the wall voltage on sustain electrode SUi to sustain pulse voltage Vs. Thus, the electric potential difference between scan electrode SCi and sustain electrode SUi exceeds the discharge start voltage, and a sustain discharge occurs between scan electrode SCi and sustain electrode SUi. Ultraviolet rays generated by this discharge cause phosphor layers 35 to emit light. Negative wall voltage accumulates on scan electrode SCi, and positive wall voltage accumulates on sustain electrode SUi. Positive wall voltage also accumulates on data electrode Dk. In the discharge cells having undergone no address discharge in the address period, no sustain discharge occurs and the wall voltage at the completion of the initializing period is maintained.
Subsequently, 0 (V) as the base electric potential is applied to scan electrode SC1 through scan electrode SCn, and sustain pulse voltage Vs is applied to sustain electrode SU1 through sustain electrode SUn. In the discharge cells having undergone the sustain discharge, the electric potential difference between sustain electrode SUi and scan electrode SCi exceeds the discharge start voltage. Thereby, a sustain discharge occurs between sustain electrode SUi and scan electrode SCi again. Negative wall voltage accumulates on sustain electrode SUi, and positive wall voltage accumulates on scan electrode SCi. Similarly, sustain pulses equal in number to the luminance weight multiplied by the luminance magnification are alternately applied to scan electrode SC1 through scan electrode SCn and sustain electrode SU1 through sustain electrode SUn. Thereby, the sustain discharge is continued in the discharge cells having undergone the address discharge in the address period.
After the sustain pulses have been generated in the sustain period, a ramp voltage gently rising from 0 (V) toward voltage Vers is applied to scan electrode SC1 through scan electrode SCn while 0 (V) is applied to sustain electrode SU1 through sustain electrode SUn and data electrode D1 through data electrode Dm. Hereinafter, this ramp voltage is referred to as “erasing ramp voltage L3”.
Erasing ramp voltage L3 is set so as to have a gradient steeper than that of up-ramp voltage L1. Examples of the gradient of erasing ramp voltage L3 include a numerical value of approximately 10 V/μsec. Voltage Vers set to a voltage exceeding the discharge start voltage causes a weak discharge between sustain electrode SUi and scan electrode SCi in the discharge cell having undergone a sustain discharge. This weak discharge continuously occurs in the period during which the voltage applied to scan electrode SC1 through scan electrode SCn rises and exceeds the discharge start voltage. After the rising voltage has reached voltage Vers as a predetermined voltage, the voltage applied to scan electrode SC1 through scan electrode SCn is dropped to 0 (V) as the base electric potential.
At this time, the charged particles generated by this weak discharge accumulate on sustain electrode SUi and scan electrode SCi so as to reduce the electric potential difference between sustain electrode SUi and scan electrode SCi. Therefore, in the discharge cells having undergone the sustain discharge, the wall voltage between scan electrode SC1 through scan electrode SCn and sustain electrode SU1 through sustain electrode SUn is reduced to the difference between the voltage applied to scan electrode SCi and the discharge start voltage, i.e. a level of (voltage Vers-discharge start voltage). Thereby, in the discharge cells having undergone the sustain discharge, a part or the whole of the wall voltage on scan electrode SCi and sustain electrode SUi is erased while the positive wall charge is left on data electrode Dk. That is, the discharge caused by erasing ramp voltage L3 works as “erasing discharge” for easing unnecessary wall charge accumulated in the discharge cells having undergone the sustain discharge. Hereinafter, the final discharge in the sustain period caused by erasing ramp voltage L3 is referred to as “erasing discharge”.
Thereafter, the voltage applied to scan electrode SC1 through scan electrode SCn is returned to 0 (V), and the sustain operation in the sustain period is completed.
In the initializing period of the second SF, driving voltage waveforms where those in the first half of the initializing period of the first SF are omitted are applied to the respective electrodes. Voltage Ve1 is applied to sustain electrode SU1 through sustain electrode SU, and 0 (V) is applied to data electrode D1 through data electrode Dm. Down-ramp voltage L4, which gently falls from a voltage lower than the discharge start voltage (e.g. 0 (V)) toward negative voltage Vi4 exceeding the discharge start voltage, is applied to scan electrode SC1 through scan electrode SCn. Examples of the gradient of this down-ramp voltage L4 include a numerical value of approximately −2.5 V/μsec.
Thus, a weak initializing discharge occurs in the discharge cells having undergone a sustain discharge in the sustain period of the immediately preceding subfield (the first SF in
In the address period and the sustain period of the second SF, driving voltage waveforms similar to those in the address period and the sustain period of the first SF are applied to the respective electrodes, except for the number of sustain pulses. In the third SF and the subfield thereafter, driving voltage waveforms similar to those in the second SF are applied to the respective electrodes, except for the numbers of sustain pulses.
The above description has outlined the driving voltage waveforms applied to the respective electrodes of panel 10.
Next, a description is provided for the structure of a plasma display apparatus of this embodiment.
Image signal processing circuit 41 allocates gradation values to each discharge cell, based on input image signal sig. The image signal processing circuit converts the gradation values into image data showing light emission and no light emission in each subfield.
Partial light-emitting rate detection circuit 47 divides the image display area of panel 10 into a plurality of regions. Further, in each of the regions, the partial light-emitting rate detection circuit detects the rate of the number of discharge cells to be lit with respect to the number of all discharge cells in each region, in each subfield, based on the image data in each subfield. Hereinafter, this rate is referred to as “partial light-emitting rate”. For example, when the number of discharge cells in one region is 518400, and the number of discharge cells to be lit in the region is 259200, the partial light-emitting rate of the region is 50%. Partial light-emitting rate detection circuit 47 can detect the light-emitting rate of the discharge cells formed on a pair of display electrode pairs 24, as a partial light-emitting rate. However, in this embodiment, a description is provided for an example where a partial light-emitting rate is detected for a region that is formed of a plurality of scan electrodes 22 connected to one of ICs for driving scan electrodes 22 (hereinafter, “scan ICs”).
Light-emitting rate comparison circuit 48 compares the values of the partial light-emitting rates of the respective regions detected in partial light-emitting rate detection circuit 47 with each other for all the regions in the image display area of panel 10, and ranks the regions in decreasing order of value. The light-emitting rate comparison circuit outputs a signal showing the result to timing generation circuit 45 in each subfield.
Timing generation circuit 45 generates various timing signals for controlling the operation of each circuit block, based on horizontal synchronization signal H, vertical synchronization signal V, and the output from light-emitting rate comparison circuit 48. The timing generation circuit supplies the generated timing signals to each circuit block.
Scan electrode driver circuit 43 has an initializing waveform generation circuit (not shown), a sustain pulse generation circuit (not shown), and scan pulse generation circuit 50. The initializing waveform generation circuit generates an initializing waveform voltage to be applied to scan electrode SC1 through scan electrode SCn in the initializing periods. The sustain pulse generation circuit generates a sustain pulse voltage to be applied to scan electrode SC1 through scan electrode SCn in the sustain periods. Scan pulse generation circuit 50 has a plurality of scan electrode driver ICs (scan ICs), and generates scan pulse voltage Va to be applied to scan electrode SC1 through scan electrode SCn in the address periods. Scan electrode driver circuit 43 drives each of scan electrode SC1 through scan electrode SCn in response to the timing signals supplied from timing generation circuit 45. Scan electrode driver circuit 43 switches the scan ICs such that the scan ICs perform an address operations earlier on the regions having the higher partial light-emitting rates in the address periods. This causes a stable address discharge. The details will be described later.
Data electrode driver circuit 42 converts the data forming image data in each subfield into signals corresponding to each of data electrode D1 through data electrode Dm. The data electrode driver circuit drives each of data electrode D1 through data electrode Dm in response to the timing signals supplied from timing generation circuit 45. In this embodiment, as described above, the order of address operations can be changed in each subfield. For this purpose, timing generation circuit 45 generates timing signals such that address pulse voltage Vd is generated in data electrode driver circuit 42 in a proper order corresponding to the order of address operations of scan ICs. This allows proper address operations corresponding to a display image.
Sustain electrode driver circuit 44 has a sustain pulse generation circuit, and a circuit for generating voltage Ve1 and voltage Ve2 (not shown), and drives sustain electrode SU1 through sustain electrode SUn in response to the timing signals supplied from timing generation circuit 45.
Next, the details and operation of scan electrode driver circuit 43 are described.
Initializing waveform generation circuit 51 causes reference electric potential A of scan pulse generation circuit 50 to rise or fall in a ramp form, thereby generating the initializing waveform voltages shown in
Sustain pulse generation circuit 52 changes reference electric potential A of scan pulse generation circuit 50 to voltage Vs or the ground electric potential, thereby generating the sustain pulses shown in
Scan pulse generation circuit 50 has switch 67, power supply VC, switching element QH1 through switching element QHn, and switching element QL1 through switching element QLn. Switch 67 connects reference electric potential A to negative voltage Va in the address periods. Power supply VC generates voltage Vc. Switching element QH1 through switching element QHn and switching element QL1 through switching element QLn apply scan pulse voltage Va to n scan electrode SC1 through scan electrode SCn, respectively. Specifically, switching element QH1 through switching element QHn and switching element QL1 through switching element QLn are grouped in a plurality of outputs and formed into ICs. These ICs are scan ICs. By setting switching element QHi to OFF, and setting switching element QLi to ON, negative scan pulse voltage Va is applied to scan electrode SCi via switching element QLi. In the following description, the operation of bringing a switching element into conduction is denoted as “ON”, and the operation of bringing a switching element out of conduction is denoted as “OFF”. A signal for setting a switching element to ON is denoted as “Hi”, and a signal for setting a switching element to OFF is denoted as “Lo”.
When initializing waveform generation circuit 51 or sustain pulse generation circuit 52 is operated, scan electrode driver circuit 43 sets switching element QH1 through switching element QHn to OFF and switching element QL1 through switching element QLn to ON so as to apply the initializing waveform voltage or sustain pulse voltage Vs to scan electrode SC1 through scan electrode SCn via respective switching element QL1 through switching element QLn.
In this embodiment, switching elements for 90 outputs are integrated into one monolithic IC so as to form a scan IC, and panel 10 has 1080 scan electrodes 22. Then, 12 scan ICs form scan pulse generation circuit 50, and drive 1080 scan electrode SC1 through scan electrode SCn. Integrating a large number of switching element QH1 through switching element QHn and switching element QL1 through switching element QLn in this manner can reduce the number of components and thus the area of the substrate on which the components are mounted. However, the above numerical values are only examples, and the present invention is not limited to these numerical values.
In this embodiment, SID(1) through SID(12) output from timing generation circuit 45 are input to respective scan IC(1) through scan IC(12) in the address periods. These SID(1) through SID(12) are operation start signals for causing the scan ICs to start address operations. The order of address operations of scan IC(1) through scan IC(12) is switched in response to SID(1) through SID(12).
For example, in a case where scan IC(1) connected to scan electrode SC1 through scan electrode SC90 performs an address operation after scan IC(12) connected to scan electrode SC991 through scan electrode SC1080 performs an address operation, the following operation is performed.
Timing generation circuit 45 changes SID(12) from Lo (e.g. 0(V)) to Hi (e.g. 5(V)), and instructs scan IC(12) to start an address operation. Scan IC(12) detects a change in the voltage of SID(12), thus starting an address operation. First, switching element QH991 is set to OFF, and switching element QL991 is set to ON. Thereby, via switching element QL991, scan pulse voltage Va is applied to scan electrode SC991. After the address operation on scan electrode SC991 is completed, switching element QH991 is set to ON, and switching element QL991 is set to OFF. Subsequently, switching element QH992 is set to OFF, and switching element QL992 is set to ON. Thereby, via switching element QL992, scan pulse voltage Va is applied to scan electrode SC992. The series of address operations are sequentially performed, so that scan pulse voltage Va is sequentially applied to scan electrode SC991 through scan electrode SC1080. Thus, scan IC(12) completes the address operation.
After the address operation of scan IC(12) is completed, timing generation circuit 45 changes SID(1) from Lo (e.g. 0(V)) to Hi (e.g. 5(V)) and instructs scan IC(1) to start an address operation. Scan IC(1) detects a change in the voltage of SID(1), thus starting an address operation similar to the above. Thereby, scan IC(1) sequentially applies scan pulse voltage Va to scan electrode SC1 through scan electrode SC90.
In this embodiment, the order of address operations of scan ICs is controlled, using SIDs as operation start signals in this manner.
In this embodiment, as described above, the order of address operations of scan ICs is determined based on the partial light-emitting rates detected in partial light-emitting rate detection circuit 47. Then, scan electrode driver circuit 43 causes the scan ICs to perform an address operation earlier on the regions having the higher partial light-emitting rates. An example of these operations is described with reference to the accompanying drawings.
As described above, partial light-emitting rate detection circuit 47 detects the partial light-emitting rate of each region formed of a plurality of scan electrodes 22 connected to one scan IC, as one region. For example, the number of scan electrodes 22 connected to one scan IC is 90, and the number of scan ICs in scan electrode driver circuit 43 is 12 (scan IC(1) through scan IC(12)). In this case, as shown in
For example, in a case where lit cells have a distribution as shown in
At this time, in a conventional address operation, the address operation is switched from scan IC(1) to scan IC(2) and scan IC(3) in order. Thus, scan IC(12) connected to the region having the highest partial light-emitting rate starts address operation last. However, in this embodiment, a scan IC connected to a region having a higher partial light-emitting rate performs the address operation earlier. Thus, in the example of
In this embodiment, at an equal partial light-emitting rate, the scan IC connected to scan electrodes 22 in the upper position performs the address operation earlier. Therefore, after scan IC(7), the address operation is performed in the following order: scan IC(1), scan IC(2), scan IC(3), scan IC(4), scan IC(5), scan IC(6), scan IC(8), scan IC(9), and scan IC(11). In the example of
In this manner, in this embodiment, a scan IC connected to the region having a higher partial light-emitting rate performs the address operation earlier. This operation can cause an address discharge earlier in the regions having the higher partial light-emitting rates, thus achieving a stable address discharge. This is due to the following reasons.
As shown in
This is considered because the wall charge formed in the initializing period gradually reduces with a lapse of time. Address pulse voltage Vd is applied to each data electrode 32 in the address periods (based on the display image). Thus, address pulse voltage Vd is applied to the discharge cells undergoing no address operation. Such a voltage change also reduces the wall charge. The voltage change in the discharge cells from the initializing discharge to the address discharge is larger in the discharge cells undergoing an address operation at the end of the address period than in the discharge cells undergoing an address operation at the beginning of the address period. Therefore, it is considered that the wall charge is further reduced in the discharge cells undergoing an address operation at the end of the address period.
As shown in
This is considered because, as the number of lit cells and thus the light-emitting rate increase, discharging current and thus the voltage drop of the scan pulse voltage (amplitude) increase. In addition, when panel 10 of large screen has longer scan electrodes 22 and thus the drive load increases, the voltage drop further increases.
As described above, the scan pulse voltage (amplitude) necessary for causing a stable address discharge is higher in the later part of the order of address operations of scan ICs, i.e. with a longer lapse of time from the initializing operation to the address operation, and at a higher light-emitting rate. Therefore, when a scan IC performing an address operation in the later part of the order is connected to a region having a higher partial light-emitting rate, the scan pulse voltage (amplitude) necessary for causing a stable address discharge is further increased.
However, when a scan IC is connected to a region having a higher partial light-emitting rate but performs the address operation earlier, the scan pulse voltage (amplitude) necessary for causing a stable address discharge can be reduced in comparison with that when the scan IC performs the address operation later.
Thus, in this embodiment, the image display area of panel 10 is divided into a plurality of regions, a partial light-emitting rate is detected in each region, and the scan ICs connected to the regions having the higher partial light-emitting rates perform the address operation earlier. Thus, the address operation can be performed earlier on a region having a higher partial light-emitting rate. Therefore, the address discharge can be caused in a region having a higher partial light-emitting rate with a lapse of time from the initializing operation to the address operation shorter than that of a region having a lower partial light-emitting rate. This operation can prevent an increase in the scan pulse voltage (amplitude) necessary for causing a stable address discharge. In the experiments conducted by Inventor, it is verified that the structure of this embodiment can reduce the scan pulse voltage (amplitude) necessary for causing a stable address discharge by approximately 20 (V), which depends on the display image.
Next, a description is provided for an example of a circuit for generating SIDs (SID(1) through SID(12) herein), i.e. signals for instructing scan ICs to start the operation, as shown in
Scan IC switching circuit 60 has SID generation circuits 61 equal in number to SIDs to be generated (12 circuits, herein), as shown in
Each of the signals to be input to SID generation circuit 61 is generated by timing generation circuit 45. Only first select signal CH(1) is generated by timing generation circuit 45. The other select signals CH are delayed in respective SID generation circuits 61, by a predetermined time period, and used in SID generation circuits 61 at the subsequent stages. For example, select signal CH(1) input to first SID generation circuit 61 is delayed in this SID generation circuit 61 by the predetermined time period so as to provide select signal CH(2). Then, this select signal CH(2) is input to SID generation circuit 61 at the subsequent stage. Thereafter, similar operations are sequentially repeated so as to generate other select signals. Therefore, in respective SID generation circuits 61, switch signals SR and start signals ST are input at the same timing, but all select signals CH are input at different timings.
FF 62 is configured and operates in a manner similar to a generally-known flip flop circuit. FF 62 has clock input terminal CKIN, data input terminal DIN, and data output terminal DOUT. The FF holds the state (Lo or Hi) of data input terminal DIN (select signal CH being input, herein) on the rising edge (at the time of change from Lo to Hi) of the signal input to clock input terminal CKIN (switch signal SR, herein), and outputs, as gate signal G, the inverted state from data output terminal DOUT.
In AND gate 64, gate signal G output from FF 62 is input to one input terminal, and start signal ST is input to the other input terminal. The AND gate performs an AND operation on the two signals and outputs the result. That is, only when gate signal G is in the Hi state and start signal ST is in the Hi state, the Hi state is output. Otherwise, the Lo state is output. The output of AND gate 64 is an SID.
Delay circuit 63 is configured and operates in a manner similar to a generally-known delay circuit. Delay circuit 63 has clock input terminal CKIN, data input terminal DIN, and data output terminal DOUT. The delay circuit delays a signal input to data input terminal DIN (select signal CH, herein) by a predetermined cycle (one cycle, herein) of clock signal CK input to clock input terminal CKIN, and outputs the delayed signal from data output terminal DOUT. This output is used as select signal CH in SID generation circuit 61 at the subsequent stage.
These operations are described with reference to a timing chart.
In this embodiment, a scan IC for performing an address operation next is determined in the scan IC selection period in the address period. However, the scan IC selection period where the scan IC for performing an address operation first is determined is set immediately before the address period. The scan IC selection period where the scan IC for performing an address operation next is determined is set immediately before the operation of the scan IC under address operation is completed.
In the scan IC selection period, first, select signal CH(1) is input to SID generation circuit 61 for generating SID(1). As shown in
As shown in
For example, when scan IC(2) is selected as a scan IC for performing an address operation next, switch signal SR is set to Hi when select signal CH(2) changes to the Lo state in the scan IC selection period, as shown in
Switch signal SR may be generated so as to change the state in synchronization with the falling edge of clock signal CK. This operation can provide a time lag by a half cycle of clock signal CK with respect to a change in the state of select signal CH. Thus, the operation in FF62 can be stabilized.
Start signal ST is a positive pulse waveform in the Lo state normally and in the Hi state by one cycle of clock signal CK as shown in
SIDs can be generated with the circuit configuration as shown above. However, the circuit configuration shown herein is only an example, and the present invention is not limited to this circuit configuration. Any configuration may be used as long as SIDs for instructing the scan ICs to start address operations can be generated.
For example, as shown in
In this configuration, when, as start signal ST, a positive pulse that is in the Hi state in the period equal to two cycles of clock signal CK is generated, AND gate 66 outputs a positive pulse that is in the Hi state in the period equal to one cycle of clock signal CK. However, when, as a start signal ST, a positive pulse that is in the Hi state in the period equal to one cycle of clock signal CK is generated, AND gate 66 only outputs the Lo state.
Therefore, as shown in
As described above, in this embodiment, the image display area of panel 10 is divided into a plurality of regions, the partial light-emitting rate of each region is detected in partial light-emitting rate detection circuit 47, and the address operation is performed earlier on the regions having the higher partial light-emitting rates. This operation can prevent an increase in the scan pulse voltage (amplitude) necessary for causing a stable address discharge, thereby causing a stable address discharge without increasing the scan pulse voltage (amplitude).
In the structure described in this embodiment, each region is set based on scan electrodes 22 connected to one scan IC. However, the present invention is not limited to this structure, and each region may be set by other dividing methods. For example, in a structure where the scan order of each of scan electrodes 22 can be optionally changed, discharge cells formed on one scan electrode 22 are set as one region, a partial light-emitting rate is detected for each scan electrode 22, and the order of address operations is changed for each scan electrode 22, based on the detection result.
In the structure described in this embodiment, a partial light-emitting rate is detected in each region, and the address operation is performed earlier on the regions having the higher partial light-emitting rates. However, the present invention is not limited to this structure. For example, the following structure can also be used. That is, the light-emitting rate of the discharge cells formed on one display electrode pair 24 is detected in each display electrode pair 24, as a line light-emitting rate, and the highest line light-emitting rate in each region is set as a peak light-emitting rate. Further, the address operation is performed earlier on the regions having the higher peak light-emitting rates.
The polarity of each signal shown in the explanation of the operation of scan IC switching circuit 60 is only an example. The signals may have the polarity reverse to that shown in the explanation.
The luminance in each subfield can be expressed by the following formula. Hereinafter, the brightness caused by one discharge is referred to as “emission luminance”, and the brightness caused by repeated discharges is referred to as “luminance”.
(Luminance in a subfield)=(Luminance caused by sustain discharge in the sustain period of the subfield)+(Emission luminance caused by address discharge in the address period of the subfield)
The discharge intensity of address discharge changes with the order of address operations. This is because the wall charge reduces as a lapse of time from the initializing operation to the address operation increases. Therefore, in a discharge cell undergoing an address operation earlier, the amount of decrease in wall charge is small, and thus the discharge intensity of the address discharge and the emission luminance caused by the address discharge are relatively high. In a discharge cell undergoing an address operation later, the amount of decrease in wall charge is large, and thus the discharge intensity of the address discharge and the emission luminance caused by the address discharge are lower than those in the discharge cell undergoing an address operation earlier.
A change in the emission luminance caused by a change in the discharge intensity of the address discharge is small, and thus is unlikely to be perceived by the user. Therefore, in the display of a typical moving image on panel 10, the influence of a change in the emission luminance of the address discharge on the display image is substantially negligible.
However, an image displayed on panel 10 in some patterns, a change in the emission luminance caused by the address discharge is likely to be perceived by the user. For example, when an image is displayed in a pattern where changes in the gradation values on the image display surface are relatively few and temporal changes are few, a slight change in luminance is likely to be perceived. Images in such a pattern include an image of a flat white wall temporally continuously appearing over the entire surface of the image display surface, and an image of a white cloud temporally continuously appearing over the entire surface of the image display surface. Hereinafter, images in such a pattern are also referred to as “predetermined images”.
Suppose, in the display of the above predetermined image, the magnitude of the partial light-emitting rate in a subfield (e.g. the second SF in N field) decreases, as shown in
In an image except a completely still image (i.e. an image where the gradation value of no discharge cell on the image display surface temporally changes), gradation values of some discharge cells change in each field, and thus the partial light-emitting rates change. At this time, when the partial light-emitting rates in the respective regions have numerical values approximate to each other, even a slight change in the partial light-emitting rates can cause a large difference in the result of the magnitude comparison between the partial light-emitting rates.
For example, when the partial light-emitting rates of the respective regions shown in
Suppose, in a subfield shown in
Further, an address operation is performed on the respective regions in a subfield shown in
In this manner, in a predetermined image where a change in the gradation values on the image display surface is relatively small, the order of address operations on the respective regions is likely to change as shown in
For example, region (1) has the highest emission luminance of address discharge in
Such a difference in the emission luminance of address discharge in each region as shown in
The above description is summarized as follows. In the display of a predetermined image where changes in the gradation values on the image display surface are relatively few and temporal movements are few, the order of address operations on the respective regions is likely to change. Further, a change in the luminance caused by the change in the order of address operations on the respective regions is likely to be perceived by the user as an unnatural luminance change.
To address this problem, in this embodiment, the partial light-emitting rate detected in partial light-emitting rate detection circuit 47 in the current subfield is set as a first partial light-emitting rate. The partial light-emitting rate of the subfield identical with the current subfield in the field (hereinafter, also simply referred to as “immediately preceding field”) immediately preceding the field to which the current subfield belongs to is set as a second partial light-emitting rate. Further, the absolute value of the difference between the first partial light-emitting rate and the second partial light-emitting rate is calculated in each region.
In the region where the absolute value of the difference is equal to or larger than a predetermined light-emitting rate threshold value, the first partial light-emitting rate is used for the magnitude comparison between the partial light-emitting rates in the current subfield, and the order of address operations on the respective regions in the current subfield is determined using the comparison result. In the region where the absolute value of the difference is smaller than the light-emitting rate threshold value, the second partial light-emitting rate is used for the magnitude comparison between the partial light-emitting rates in the current subfield, and the order of address operations on the respective regions in the current subfield is determined using the comparison result.
As the second partial light-emitting rate, the partial light-emitting rate detected in partial light-emitting rate detection circuit 47 in the identical subfield in the immediately preceding field is not always used. As described above, in the current subfield, the order of address operations on the respective regions is determined based on the result of the comparison between the first partial light-emitting rate and the second partial light-emitting rate. Thus, the order of address operations on the respective regions in the current subfield may be performed based on the second partial light-emitting rate. In this embodiment, this partial light-emitting rate used to determine the order of address operations is used as a second partial light-emitting rate in the succeeding field. That is, the second partial light-emitting rate is a partial light-emitting rate used to determine the order of address operations on the respective regions in the identical subfield in the immediately preceding field. Therefore, as the second partial light-emitting rate, the partial light-emitting rate detected in partial light-emitting rate detection circuit 47 in the identical subfield in the immediately preceding field may be used. The partial light-emitting rate detected in partial light-emitting rate detection circuit 47 in the identical subfield in two fields before, in the identical subfield in three fields before, or in the identical subfield in more than three fields before may be used.
Light-emitting rate comparison circuit 70 has subtraction circuit 71, comparison circuit 72, switch circuit 73, magnitude comparison circuit 74, and delay circuit 75.
Subtraction circuit 71 subtracts the second partial light-emitting rate from the first partial light-emitting rate so as to calculate the absolute value of the difference for each region. As described above, the first partial light-emitting rate is a partial light-emitting rate in the current subfield detected in partial light-emitting rate detection circuit 47. The second partial light-emitting rate is a partial light-emitting rate used for magnitude comparison between the partial light-emitting rates in magnitude comparison circuit 74 in the subfield identical with the current subfield in the immediately preceding field. For example, the current subfield is the second SF, the field to which the current subfield belongs to is N field, and a partial light-emitting rate of region (5) is transmitted from partial light-emitting rate detection circuit 47. In this case, subtraction circuit 71 calculates the absolute value of the difference between the transmitted partial light-emitting rate (first partial light-emitting rate) and the partial light-emitting rate (second partial light-emitting rate) of region (5) used for the magnitude comparison between the partial light-emitting rates in the second SF in N−1 field, i.e. the immediately preceding field.
Comparison circuit 72 compares the absolute value of the difference calculated in subtraction circuit 71 with a predetermined light-emitting rate threshold value (e.g. 5%), and outputs the comparison result.
Based on the comparison result in comparison circuit 72, switch circuit 73 outputs either one of the first partial light-emitting rate and the second partial light-emitting rate to magnitude comparison circuit 74 at the subsequent stage. Specifically, when comparison circuit 72 obtains a comparison result such that the output value of subtraction circuit 71 is equal to or larger than the light-emitting rate threshold value, the switch circuit outputs the first partial light-emitting rate to the subsequent stage. When comparison circuit 72 obtains a comparison result such that the output value of subtraction circuit 71 is smaller than the light-emitting rate threshold value, the switch circuit outputs the second partial light-emitting rate to the subsequent stage.
Delay circuit 75 appropriately delays the partial light-emitting rate output from switch circuit 73, and outputs the delayed result to subtraction circuit 71 and switch circuit 73 such that, in subtraction circuit 71, the first partial light-emitting rate and the partial light-emitting rate output from switch circuit 73 can be calculated for the same region without a time lag. Thus, the partial light-emitting rate output from delay circuit 75 is the second partial light-emitting rate.
Then, magnitude comparison circuit 74 compares the magnitude of the partial light-emitting rates of the respective regions output from switch circuit 73 for magnitude comparison between the partial light-emitting rates, and determines the ranking of the regions in a decreasing order of value. Further, the magnitude comparison circuit outputs a signal showing the result in each subfield to timing generation circuit 45.
In this embodiment, light-emitting rate comparison circuit 70 is configured as above. Thereby, when the absolute value of the difference between the first partial light-emitting rate and the second partial light-emitting rate is smaller than a predetermined light-emitting rate threshold value, the magnitude comparison between the partial light-emitting rates in the current subfield is performed with the partial light-emitting rate that has been used for the magnitude comparison between the partial light-emitting rates in the identical subfield in the immediately preceding field. Therefore, in the period during which the absolute value of the difference output from subtraction circuit 71 is kept smaller than the light-emitting rate threshold value, the second partial light-emitting rate is kept at the same numerical value. Thus, in the period, the magnitude is compared in magnitude comparison circuit 74, using the same partial light-emitting rate. This can prevent the change in the result of the magnitude comparison between the partial light-emitting rates, and maintain the order of address operations on the respective regions.
As described above, in this embodiment, the absolute value of the difference between the first partial light-emitting rate and the second partial light-emitting rate is calculated for each region. In the region where the absolute value of the difference is equal to or larger than a predetermined light-emitting rate threshold value, the first partial light-emitting rate is used for the magnitude comparison between the partial light-emitting rates in the current subfield, and the order of address operations on the respective regions in the current subfield is determined, using the comparison result. In the region where the absolute value of the difference is smaller than the light-emitting rate threshold value, the second partial light-emitting rate is used for the magnitude comparison between the partial light-emitting rates in the current subfield, and the order of address operations on the respective regions in the current subfield is determined, using the comparison result.
This operation can provide the following advantages. In the display of an ordinary image, the address operation is performed earlier on the regions having the higher first partial light-emitting rates. This can prevent an increase in the scan pulse voltage (amplitude) necessary for causing a stable address discharge and cause a stable address discharge. In the display of a predetermined image where a slight luminance change is likely to be perceived, a change in the result of the magnitude comparison between the partial light-emitting rates caused by a slight variation in the partial light-emitting rate is prevented, and the order of address operations on the respective regions is maintained. This can prevent a temporal change in the emission luminance caused by the address discharge in each region. Thus, high image display quality in a plasma display apparatus can be achieved.
In this embodiment, switch circuit 73 outputs the second partial light-emitting rate to the subsequent stage only when the difference between the second partial light-emitting rate and the first partial light-emitting rate is equal to or smaller than the light-emitting rate threshold value. At that time, the second partial light-emitting rate and the first partial light-emitting rate have numerical values approximate to each other. Thus, the digital data representing the second partial light-emitting rate and the digital data representing the first partial light-emitting rate have equal numerical values in higher-order bits except a plurality of bits necessary for representing the light-emitting rate threshold value. Therefore, switch circuit 73 in light-emitting rate comparison circuit 70 only needs to handle the lower-order bits smaller than the light-emitting rate threshold value. A specific example of this case is shown below.
In the structure described in this embodiment, the light-emitting rate threshold value is set to 5%. However, the present invention is not limited to this structure. It is preferable to set the light-emitting rate threshold value optimally for the characteristics of the panel, the specifications of the plasma display apparatus, or the like.
In the structures described in the embodiments of the present invention, each region is set based on scan electrodes 22 connected to one scan IC. However, the present invention is not limited to this structure, and each region may be set by other dividing methods. For example, in a structure where the scan order of each scan electrode 22 can be optionally changed, discharge cells formed on one scan electrode 22 form one region, a partial light-emitting rate is detected for each scan electrode 22, and the scan order is changed for each scan electrode 22, based on the detection result.
In the structures described in the embodiments of the present invention, a partial light-emitting rate is detected in each region, and the order of address operations is determined based on the result, and an address operation is performed earlier on a region having a higher partial light-emitting rate. However, the present invention is not limited to this structure, and the following structure, for example, may be used. The light-emitting rate of the discharge cells formed on one display electrode pair 24 is detected as a line light-emitting rate for each display electrode pair 24, the highest line light-emitting rate in each region is set as a peak light-emitting rate, and an address operation is performed earlier on a region having a higher peak light-emitting rate.
In the structures described in the embodiments of the present invention, the luminance weights of the respective subfields are set such that the luminance weights are larger in the temporally later subfields. However, the present invention is not limited to this structure. For example, the luminance weights of the respective subfields may be set such that the luminance weights are smaller in the temporally later subfields. Alternatively, the luminance weights of the respective subfields may be set such that the luminance weights have a discontinuous magnitude relation.
The driving voltage waveforms of
The embodiments of the present invention can be applied to a driving method for a panel called two-phase driving, and advantages similar to the above can be obtained. In the two-phase driving, scan electrode SC1 through scan electrode SCn are divided into a first scan electrode group and a second scan electrode group. Further, each address period is formed of two address periods: a first address period where a scan pulse is applied to each of scan electrodes 22 belonging to the first scan electrode group; and a second address period where a scan pulse is applied to each of scan electrodes 22 belonging to the second scan electrode group.
The embodiments of the present invention are also effective in a panel having an electrode structure where scan electrode 22 is adjacent to scan electrode 22 and sustain electrode 23 is adjacent to sustain electrode 23. That is, the electrodes are arranged on front plate 21 in the following order: . . . , a scan electrode, a scan electrode, a sustain electrode, a sustain electrode, a scan electrode, a scan electrode . . .
In the structures described in the embodiments of the present invention, erasing ramp voltage L3 is applied to scan electrode SC1 through scan electrode SCn. However, erasing ramp voltage L3 may be applied to sustain electrode SU1 through sustain electrode SUn. Alternatively, instead of erasing ramp voltage L3, a so-called narrow erasing pulse may be used to cause an erasing discharge.
The polarity of each signal shown in the explanation of the operation of scan IC switching circuit 60 is only an example. The polarity reverse to that shown in the explanation can be used.
The specific numerical values shown in the embodiments of the present invention are set based on the characteristics of panel 10 that has a 50-inch screen and 1080 display electrode pairs 24, and simply show examples in the embodiments. The present invention is not limited to these numerical values. Preferably, each numerical value is set optimally for the characteristics of panel 10, the specification of plasma display apparatus 1, or the like. Further, the number of subfields, the luminance weights of the respective subfields, or the like is not limited to the values shown in the embodiments of the present invention. The subfield structure may be switched based on image signals, for example. Variations are allowed for each numerical value within the range in which the above advantages can be obtained.
The present invention can cause a stable address discharge by preventing an increase in the scan pulse voltage (amplitude) necessary for causing a stable address discharge, and thereby achieve high image display quality, even in a panel of large screen and high definition. Thus, the present invention is useful as a plasma display apparatus, and a driving method for a panel.
1 Plasma display apparatus
10 Panel
21 Front plate
22 Scan electrode
23 Sustain electrode
24 Display electrode pair
25, 33 Dielectric layer
26 Protective layer
31 Rear plate
32 Data electrode
34 Barrier rib
35 Phosphor layer
41 Image signal processing circuit
42 Data electrode driver circuit
43 Scan electrode driver circuit
44 Sustain electrode driver circuit
45 Timing generation circuit
47 Partial light-emitting rate detection circuit
48, 70, 80 Light-emitting rate comparison circuit
50 Scan pulse generation circuit
51 Initializing waveform generation circuit
52 Sustain pulse generation circuit
60 Scan IC switching circuit
61 SID generation circuit
62, 65 FF (Flip flop circuit)
63, 75 Delay circuit
64, 66 AND gate
67 Switch
71 Subtraction circuit
72 Comparison circuit
73,76 Switch circuit
74 Magnitude comparison circuit
| Number | Date | Country | Kind |
|---|---|---|---|
| 2009-143848 | Jun 2009 | JP | national |
| Filing Document | Filing Date | Country | Kind | 371c Date |
|---|---|---|---|---|
| PCT/JP2010/004030 | 6/17/2010 | WO | 00 | 12/14/2011 |
